-
公开(公告)号:CN104867859B
公开(公告)日:2018-01-09
申请号:CN201510133063.9
申请日:2015-02-17
申请人: 英飞凌科技股份有限公司
IPC分类号: H01L21/683
CPC分类号: H01L21/6835 , H01L21/268 , H01L21/304 , H01L21/561 , H01L21/568 , H01L21/76251 , H01L21/78 , H01L23/3114 , H01L24/02 , H01L24/24 , H01L24/82 , H01L24/97 , H01L2221/68318 , H01L2221/68327 , H01L2221/6834 , H01L2221/68381 , H01L2224/0231 , H01L2224/04105 , H01L2224/24011 , H01L2224/24105 , H01L2224/24226 , H01L2224/245 , H01L2224/82106 , H01L2224/96 , H01L2224/97 , H01L2924/06 , H01L2924/0665 , H01L2924/12042 , H01L2924/181 , H01L2924/201 , H01L2924/20108 , H01L2924/20109 , H01L2924/2011 , H01L2924/20111 , H01L2924/2064 , H01L2924/20641 , H01L2924/20642 , H01L2924/00 , H01L2224/82 , H05K3/467 , H01L2224/03 , H01L2924/01029
摘要: 本发明涉及包括电介质材料的半导体器件。一种用于制造半导体器件的方法,包括提供载体及具有第一侧和与该第一侧相对的第二侧的半导体晶片。该方法包括向该载体或该半导体晶片施加电介质材料并通过该电介质材料将该半导体晶片接合至该载体。该方法包括处理半导体晶片并从该半导体晶片移除该载体,以使该电介质材料保留在该半导体晶片上以提供包括该电介质材料的半导体器件。
-
公开(公告)号:CN102890976B
公开(公告)日:2016-09-07
申请号:CN201210252581.9
申请日:2012-07-20
申请人: 日立金属株式会社
CPC分类号: H01B1/026 , H01L24/05 , H01L24/43 , H01L24/45 , H01L24/46 , H01L24/48 , H01L2224/05624 , H01L2224/4321 , H01L2224/43848 , H01L2224/45015 , H01L2224/45139 , H01L2224/45144 , H01L2224/45147 , H01L2224/45565 , H01L2224/48824 , H01L2924/00011 , H01L2924/00015 , H01L2924/01012 , H01L2924/01013 , H01L2924/01014 , H01L2924/01015 , H01L2924/01028 , H01L2924/01029 , H01L2924/01047 , H01L2924/10253 , Y10T428/12431 , H01L2224/45664 , H01L2224/45618 , H01L2224/45655 , H01L2224/45644 , H01L2224/45669 , H01L2224/45639 , H01L2924/01022 , H01L2924/0104 , H01L2924/01041 , H01L2924/0102 , H01L2924/01023 , H01L2924/01025 , H01L2924/01024 , H01L2924/00014 , H01L2924/01204 , H01L2924/01205 , H01L2924/20755 , H01L2224/45124 , H01L2924/013 , H01L2924/00 , H01L2924/2011 , H01L2924/01006 , H01L2924/01004 , H01L2924/01033 , H01L2924/01008 , H01L2924/01016
摘要: 本发明的目的是提供具有高导电性,并且即使为软质材也具有高抗拉强度、伸长,并且硬度小的软质低浓度铜合金线、软质低浓度铜合金板以及软质低浓度铜合金捻线。作为解决本发明课题的方法涉及软质低浓度铜合金线、软质低浓度铜合金板以及软质低浓度铜合金捻线中的任一种,其特征在于,从软质低浓度铜合金线或板的表面向内部直至至少线径或板厚的20%的深度为止的平均晶粒尺寸为20μm以下,所述软质低浓度铜合金线或板由包含选自由Ti、Mg、Zr、Nb、Ca、V、Ni、Mn和Cr所组成的组中的添加元素且其余部分为铜的软质低浓度铜合金材料构成。
-
公开(公告)号:CN105745356A
公开(公告)日:2016-07-06
申请号:CN201380081083.5
申请日:2013-11-21
申请人: 贺利氏德国有限两合公司
CPC分类号: B23K35/40 , B23K20/007 , B23K20/10 , B23K35/0261 , B23K35/0272 , B23K35/30 , B23K35/3006 , B23K35/302 , B23K35/322 , B23K35/404 , B23K2101/42 , C22F1/08 , C23C14/14 , C23C18/08 , C23C28/00 , C23C30/00 , C23F17/00 , C25D5/34 , C25D7/0607 , H01B1/026 , H01L24/43 , H01L24/45 , H01L24/48 , H01L24/745 , H01L24/85 , H01L2224/05124 , H01L2224/05624 , H01L2224/4321 , H01L2224/43823 , H01L2224/43825 , H01L2224/43826 , H01L2224/43848 , H01L2224/45015 , H01L2224/45139 , H01L2224/45147 , H01L2224/45565 , H01L2224/45639 , H01L2224/45644 , H01L2224/45647 , H01L2224/45663 , H01L2224/45664 , H01L2224/45669 , H01L2224/45673 , H01L2224/45676 , H01L2224/45678 , H01L2224/48091 , H01L2224/48247 , H01L2224/48465 , H01L2224/48472 , H01L2224/48824 , H01L2224/85181 , H01L2224/85205 , H01L2224/85444 , H01L2924/00011 , H01L2924/01076 , H01L2924/12044 , H01L2924/181 , H05K1/09 , H05K2201/10287 , H05K2203/049 , Y10T428/12875 , Y10T428/12889 , H01L2924/00014 , H01L2924/00 , H01L2924/20109 , H01L2924/2011 , H01L2924/01029 , H01L2924/01047 , H01L2924/01046 , H01L2924/2075 , H01L2924/20751 , H01L2924/20752 , H01L2924/20753 , H01L2924/20754 , H01L2924/20755 , H01L2924/20756 , H01L2924/20757 , H01L2924/20758 , H01L2924/01014 , H01L2924/013 , H01L2924/20303 , H01L2924/20304 , H01L2924/20305 , H01L2924/00012 , H01L2924/01006 , H01L2924/01001 , H01L2924/01008 , H01L2924/01007 , H01L2924/01204 , H01L2924/20105 , H01L2924/20106 , H01L2924/20107 , H01L2924/20108 , H01L2924/00013 , H01L2924/01049 , H01L2924/01005 , H01L2924/01015 , H01L2924/01033
摘要: 本发明涉及接合线,其包含具有表面(15)的芯(2)和涂层(3),其中芯(2)包含选自铜和银的芯主要组分,涂层(3)至少部分叠加在芯(2)的表面(15)上,其中涂层(3)包含选自钯、铂、金、铑、钌、锇和铱的涂层组分,其中通过使液体的膜沉积在线芯前体上从而将涂层施加在芯的表面上,其中所述液体包含涂层组分前体,并且其中加热所沉积的膜以使涂层组分前体分解成金属相。
-
公开(公告)号:CN103597590B
公开(公告)日:2016-05-25
申请号:CN201180068538.0
申请日:2011-11-28
申请人: 大自达电线株式会社
发明人: 长谷川刚
CPC分类号: H01L24/45 , H01L24/43 , H01L24/78 , H01L2224/43 , H01L2224/4321 , H01L2224/43848 , H01L2224/45015 , H01L2224/45138 , H01L2224/45144 , H01L2224/45147 , H01L2224/45565 , H01L2224/45663 , H01L2224/45664 , H01L2224/48091 , H01L2224/78301 , H01L2224/85045 , H01L2224/8518 , H01L2924/00011 , H01L2924/01005 , H01L2924/01006 , H01L2924/01014 , H01L2924/01015 , H01L2924/01028 , H01L2924/01029 , H01L2924/01033 , H01L2924/01047 , H01L2924/01074 , H01L2924/01078 , H01L2924/01079 , H01L2924/01082 , H01L2924/10253 , H01L2924/14 , H01L2924/15787 , H01L2924/20755 , H01L2924/00014 , H01L2924/01204 , H01L2924/00 , H01L2924/00015 , H01L2924/013 , H01L2924/2011 , H01L2924/20111 , H01L2924/20751 , H01L2924/20752 , H01L2924/20753 , H01L2924/20754 , H01L2224/45644 , H01L2224/45639 , H01L2224/45655 , H01L2924/01004
摘要: 本发明提供一种用于通过球焊法将集成电路元件的电极(a)与电路配线基板的导体配线(c)连接的线径L在50.8μm以下的键合线(W)。其中,芯材(1)含有10~50质量ppm的P,其余部分由铜和不可避免的杂质构成,在该芯材(1)外周的整个面上形成由Pd构成的厚度t2为0.010~0.090μm的被覆层(2),再在其表面上形成厚度t3为0.0001~0.0005μm的碳浓缩层(3)。此外,使通过室温下的拉伸试验测得的拉伸强度(TSR)与250℃下的拉伸试验测得的拉伸强度(TSH)之比(HR=TSH/TSR×100)为50~70%,该碳浓缩层(3)通过拉丝时的润滑剂的清洗程度而形成,从而形成满足集成电路间缩小化要求的、具有稳定键合强度的在纯铜上镀覆有Pd的键合线。
-
公开(公告)号:CN105336718A
公开(公告)日:2016-02-17
申请号:CN201510468210.8
申请日:2015-08-03
申请人: 英飞凌科技股份有限公司
CPC分类号: H01L23/49562 , H01L21/4807 , H01L21/56 , H01L21/6835 , H01L21/6836 , H01L21/78 , H01L23/291 , H01L23/3121 , H01L23/49503 , H01L23/49582 , H01L23/49586 , H01L23/528 , H01L24/03 , H01L24/05 , H01L24/08 , H01L24/32 , H01L24/49 , H01L24/94 , H01L24/97 , H01L2221/68327 , H01L2221/68336 , H01L2221/6834 , H01L2221/68377 , H01L2224/03002 , H01L2224/0346 , H01L2224/03505 , H01L2224/03602 , H01L2224/0391 , H01L2224/04026 , H01L2224/04042 , H01L2224/05556 , H01L2224/05576 , H01L2224/05647 , H01L2224/05687 , H01L2224/0603 , H01L2224/08245 , H01L2224/32245 , H01L2224/48247 , H01L2224/73265 , H01L2224/94 , H01L2924/00014 , H01L2924/01029 , H01L2924/0532 , H01L2924/05341 , H01L2924/05432 , H01L2924/05442 , H01L2924/13055 , H01L2924/13091 , H01L2924/181 , H01L2924/20109 , H01L2924/2011 , H01L2924/20111 , H01L2924/00 , H01L2924/00012 , H01L2224/45099 , H01L2224/45015 , H01L2924/207 , H01L2224/03
摘要: 一种用于形成半导体器件的方法,其包括:在半导体衬底中形成器件区域,半导体衬底包括第一侧和第二侧。器件区域与第一侧邻近地形成。该方法还包括:在半导体衬底的第一侧之上形成种子层;在种子层之上形成经图案化的抗蚀剂层。在经图案化的抗蚀剂层内在种子层之上形成接触焊盘。该方法还包括:在形成接触焊盘之后,去除经图案化的抗蚀剂层,以露出种子层的在经图案化的抗蚀剂层之下的部分;以及在种子层的露出的部分之上形成保护层。
-
公开(公告)号:CN104867859A
公开(公告)日:2015-08-26
申请号:CN201510133063.9
申请日:2015-02-17
申请人: 英飞凌科技股份有限公司
IPC分类号: H01L21/683
CPC分类号: H01L21/6835 , H01L21/268 , H01L21/304 , H01L21/561 , H01L21/568 , H01L21/76251 , H01L21/78 , H01L23/3114 , H01L24/02 , H01L24/24 , H01L24/82 , H01L24/97 , H01L2221/68318 , H01L2221/68327 , H01L2221/6834 , H01L2221/68381 , H01L2224/0231 , H01L2224/04105 , H01L2224/24011 , H01L2224/24105 , H01L2224/24226 , H01L2224/245 , H01L2224/82106 , H01L2224/96 , H01L2224/97 , H01L2924/06 , H01L2924/0665 , H01L2924/12042 , H01L2924/181 , H01L2924/201 , H01L2924/20108 , H01L2924/20109 , H01L2924/2011 , H01L2924/20111 , H01L2924/2064 , H01L2924/20641 , H01L2924/20642 , H01L2924/00 , H01L2224/82 , H05K3/467 , H01L2224/03 , H01L2924/01029 , H01L2221/68372
摘要: 本发明涉及包括电介质材料的半导体器件。一种用于制造半导体器件的方法,包括提供载体及具有第一侧和与该第一侧相对的第二侧的半导体晶片。该方法包括向该载体或该半导体晶片施加电介质材料并通过该电介质材料将该半导体晶片接合至该载体。该方法包括处理半导体晶片并从该半导体晶片移除该载体,以使该电介质材料保留在该半导体晶片上以提供包括该电介质材料的半导体器件。
-
公开(公告)号:CN102422404B
公开(公告)日:2015-08-12
申请号:CN201080019191.6
申请日:2010-07-16
申请人: 新日铁住金高新材料株式会社 , 日铁住金新材料股份有限公司
CPC分类号: C22C5/04 , C22C5/02 , C22C5/06 , C22C9/00 , H01L24/43 , H01L24/45 , H01L2224/05624 , H01L2224/4312 , H01L2224/4321 , H01L2224/43848 , H01L2224/45015 , H01L2224/45124 , H01L2224/45147 , H01L2224/4516 , H01L2224/45565 , H01L2224/45572 , H01L2224/45639 , H01L2224/45644 , H01L2224/45664 , H01L2224/48011 , H01L2224/48247 , H01L2224/48471 , H01L2224/4851 , H01L2224/48624 , H01L2224/48724 , H01L2224/48739 , H01L2224/48744 , H01L2224/48764 , H01L2224/48824 , H01L2224/48839 , H01L2224/48844 , H01L2224/48864 , H01L2224/78301 , H01L2224/85045 , H01L2224/85065 , H01L2224/85075 , H01L2224/85181 , H01L2224/85186 , H01L2224/85207 , H01L2224/85439 , H01L2224/85444 , H01L2224/85464 , H01L2224/85564 , H01L2924/00011 , H01L2924/00015 , H01L2924/014 , H01L2924/10253 , H01L2924/15311 , H01L2924/20751 , H01L2924/20752 , H01L2924/20753 , H01L2924/20754 , H01L2924/20755 , H01L2924/01034 , H01L2924/01005 , H01L2924/01015 , H01L2924/01046 , H01L2924/01047 , H01L2924/0102 , H01L2924/01013 , H01L2924/00014 , H01L2224/45144 , H01L2924/01204 , H01L2924/20105 , H01L2924/20106 , H01L2924/20107 , H01L2924/20108 , H01L2924/01001 , H01L2924/20756 , H01L2924/20757 , H01L2924/20758 , H01L2924/01028 , H01L2924/0105 , H01L2924/01007 , H01L2224/45669 , H01L2924/2076 , H01L2924/01018 , H01L2224/48465 , H01L2924/20654 , H01L2924/20652 , H01L2924/20655 , H01L2924/00 , H01L2924/013 , H01L2924/20109 , H01L2924/2011 , H01L2924/20111 , H01L2924/01004 , H01L2924/01033
摘要: 本发明提供即使对于镀钯的引线框也能够确保良好的楔接合性、耐氧化性优异的以铜或铜合金为芯线的半导体用接合线。该半导体用接合线的特征在于,具有由铜或铜合金构成的芯线、在该芯线的表面的具有10~200nm的厚度的含有钯的被覆层和在该被覆层的表面的具有1~80nm的厚度的含有贵金属和钯的合金层,所述贵金属为银或金,所述合金层中的所述贵金属的浓度为10体积%~75体积%。
-
公开(公告)号:CN104661786A
公开(公告)日:2015-05-27
申请号:CN201280076109.2
申请日:2012-09-28
申请人: EV集团E·索尔纳有限责任公司
IPC分类号: B23K20/02 , H01L23/488
CPC分类号: B32B37/16 , B23K20/02 , B23K20/023 , B23K20/026 , B23K20/16 , B23K20/24 , B32B37/10 , B32B37/12 , B32B38/0036 , B32B2309/025 , B32B2309/12 , B32B2311/12 , C23C14/24 , C23C16/44 , C23C28/02 , C25D5/00 , H01L24/27 , H01L24/29 , H01L24/83 , H01L2224/2745 , H01L2224/27452 , H01L2224/27462 , H01L2224/27464 , H01L2224/29082 , H01L2224/29083 , H01L2224/29147 , H01L2224/29166 , H01L2224/29181 , H01L2224/29644 , H01L2224/29647 , H01L2224/29664 , H01L2224/29666 , H01L2224/29684 , H01L2224/83013 , H01L2224/83065 , H01L2224/83075 , H01L2224/8309 , H01L2224/83097 , H01L2224/83099 , H01L2224/83193 , H01L2224/83203 , H01L2224/8382 , H01L2924/10253 , H01L2924/351 , Y10T156/10 , H01L23/488 , H01L2924/20103 , H01L2924/20104 , H01L2924/20105 , H01L2924/20106 , H01L2924/20107 , H01L2924/20108 , H01L2924/20109 , H01L2924/20111 , H01L2924/2011 , H01L2924/01001 , H01L2924/01007 , H01L2924/01018 , H01L2924/00014 , H01L2924/00
摘要: 涂覆及接合衬底的方法。本发明涉及一种经由沉积第一材料而对第一衬底(1)涂覆第一扩散接合层(5)的方法,其在第一衬底(1)的第一表面(1o)上形成第一扩散接合层(5),以使该第一扩散接合层(5)形成具有小于1μm的与该第一表面(1o)平行的平均粒直径H的粒表面。此外,本发明涉及一种采用以下步骤,尤其是以下流程将已如此涂覆的第一衬底(1)接合至具有第二扩散接合层(4)的第二衬底(3)的方法:-使第一衬底(1)的第一扩散接合层(5)与第二衬底(3)的第二扩散接合层接触,-将该衬底(1、3)压在一起而形成该第一及第二衬底(1、3)间的永久金属扩散接合。
-
公开(公告)号:CN104272456A
公开(公告)日:2015-01-07
申请号:CN201380023814.0
申请日:2013-05-07
申请人: 贺利氏材料工艺有限责任两合公司
IPC分类号: H01L23/49
CPC分类号: H01B1/026 , C22F1/08 , H01B1/023 , H01B13/00 , H01B13/0016 , H01L24/43 , H01L24/45 , H01L24/48 , H01L24/85 , H01L2224/43 , H01L2224/43848 , H01L2224/45014 , H01L2224/45015 , H01L2224/45124 , H01L2224/45139 , H01L2224/45144 , H01L2224/45147 , H01L2224/45565 , H01L2224/45572 , H01L2224/45624 , H01L2224/48091 , H01L2224/48227 , H01L2224/48247 , H01L2224/48472 , H01L2224/48624 , H01L2224/48724 , H01L2224/48824 , H01L2224/85205 , H01L2224/85424 , H01L2924/00011 , H01L2924/00015 , H01L2924/01015 , H01L2924/01047 , H01L2924/01322 , H01L2924/1203 , H01L2924/12041 , H01L2924/12043 , H01L2924/1304 , H01L2924/1305 , H01L2924/13055 , H01L2924/14 , H01L2924/181 , H01L2924/20303 , H01L2924/20304 , H01L2924/20305 , H01L2924/2076 , H01L2924/01203 , H01L2924/01204 , H01L2924/01205 , H01L2924/01206 , H01L2924/00014 , H01L2924/01012 , H01L2924/01014 , H01L2924/01028 , H01L2924/00 , H01L2924/013 , H01L2924/20104 , H01L2924/20105 , H01L2924/20106 , H01L2924/20107 , H01L2924/20108 , H01L2924/20109 , H01L2924/2011 , H01L2924/00013 , H01L2924/00012 , H01L2924/01049 , H01L2924/01006
摘要: 本发明涉及导线,优选地用于微电子学中的结合的结合导线,包括具有表面的铜芯(2)和涂层(3),该涂层(3)被叠加在芯(2)的表面上,其中,涂层(3)包括铝,其中,在导线的任何截面图中,基于导线的截面的总面积,涂层(3)的面积份额在从20至50%范围内,并且其中,在任何截面图中通过导线的最长路径与最短路径之间的纵横比在从大于0.8至1.0范围内,并且其中,导线具有在从100μm至600μm范围内的直径。本发明还涉及一种用于制作导线的工艺、由所述工艺可获得的导线、包括至少两个元件和至少上述导线的电设备、包括所述电设备的推进设备和由楔结合通过上述导线来连接两个元件的工艺。
-
公开(公告)号:CN102292802B
公开(公告)日:2014-11-19
申请号:CN201080005228.X
申请日:2010-01-20
申请人: 日亚化学工业株式会社
CPC分类号: H01L33/44 , H01L23/08 , H01L23/293 , H01L23/49579 , H01L23/49582 , H01L24/17 , H01L24/27 , H01L24/29 , H01L24/32 , H01L24/45 , H01L24/83 , H01L33/62 , H01L2224/05568 , H01L2224/16 , H01L2224/16225 , H01L2224/2712 , H01L2224/2745 , H01L2224/275 , H01L2224/29023 , H01L2224/2908 , H01L2224/29083 , H01L2224/29101 , H01L2224/29111 , H01L2224/29139 , H01L2224/29187 , H01L2224/2919 , H01L2224/29339 , H01L2224/32225 , H01L2224/45144 , H01L2224/73265 , H01L2224/83048 , H01L2224/83055 , H01L2224/83075 , H01L2224/83201 , H01L2224/83203 , H01L2224/83205 , H01L2224/83207 , H01L2224/83439 , H01L2224/83487 , H01L2224/8383 , H01L2224/8384 , H01L2224/83894 , H01L2224/83895 , H01L2224/83896 , H01L2224/83907 , H01L2924/00014 , H01L2924/01004 , H01L2924/01005 , H01L2924/01006 , H01L2924/01012 , H01L2924/01013 , H01L2924/01014 , H01L2924/01019 , H01L2924/0102 , H01L2924/01022 , H01L2924/01024 , H01L2924/01025 , H01L2924/01027 , H01L2924/01028 , H01L2924/01029 , H01L2924/0103 , H01L2924/01032 , H01L2924/01033 , H01L2924/01038 , H01L2924/0104 , H01L2924/01045 , H01L2924/01047 , H01L2924/01049 , H01L2924/0105 , H01L2924/01056 , H01L2924/01057 , H01L2924/01058 , H01L2924/01063 , H01L2924/01064 , H01L2924/01074 , H01L2924/01078 , H01L2924/01079 , H01L2924/01082 , H01L2924/01105 , H01L2924/0132 , H01L2924/01322 , H01L2924/014 , H01L2924/04941 , H01L2924/0541 , H01L2924/0665 , H01L2924/09701 , H01L2924/12035 , H01L2924/12036 , H01L2924/12041 , H01L2924/12042 , H01L2924/14 , H01L2924/15747 , H01L2924/1576 , H01L2924/15787 , H01L2924/15788 , H01L2924/1579 , H01L2924/181 , H01L2924/19041 , H01L2924/19043 , H01L2924/201 , H01L2924/20105 , H01L2924/20106 , H01L2924/20107 , H01L2924/20108 , H01L2924/20109 , H01L2924/2011 , H01L2924/20111 , H01L2924/3025 , H01L2933/0066 , H01S5/0226 , H01L2924/00015 , H01L2924/00 , H01L2924/3512 , H01L2224/48 , H01L2224/05599
摘要: 本发明目的是提供一种制造产生较低的电阻值的导电性材料的方法,该导电性材料是使用不含有粘接剂的便宜且稳定的导电性材料用的组成物而得到的导电性材料。一种将对基体的表面设置的银或氧化银与对半导体元件的表面设置的银或氧化银接合的半导体装置的制造方法,经过以下的工序制造半导体装置:在对基体的表面设置的银或氧化银之上配置对半导体元件的表面设置的银或氧化银以使两者接触的工序;对半导体元件或基体施加压力或施加超声波振动、将半导体元件与基体临时接合的工序;对半导体元件及基体施加150℃~900℃的温度、将半导体元件与基体正式接合的工序。
-
-
-
-
-
-
-
-
-