-
公开(公告)号:US20240138275A1
公开(公告)日:2024-04-25
申请号:US18048594
申请日:2022-10-20
Applicant: CYBERSWARM, INC.
Inventor: Viorel-Georgel Dumitru , Octavian-Narcis Ionescu
CPC classification number: H01L45/147 , G11C11/5685 , G11C13/004 , G11C13/0069 , H01L45/1226 , H01L45/1253 , H01L45/1625 , G11C2213/15 , G11C2213/31
Abstract: One or more embodiments disclosed herein describe a nonvolatile, analog programmable resistive memory with a plurality of memory states. The programmable resistive memory includes a substrate, an IGZO resistive layer and electrical contacts. The electrical contacts are deposited on the IGZO layer, in the same plane. The electrical contacts may have various shapes in order to obtain spatially variable distances between the electrical contacts. The resistance of the resistive memory can be brought from an initial low value to a plurality of various higher values by applying electrical voltage pulses with various durations and various amplitudes and/or by applying one or more DC voltage sweeps. Also, the high voltage limit during the DC voltage sweeps could be set at values ranging from few volts to few tens of volts. In this manner, the IGZO programmable resistive memory could be set in a plurality of memory states.
-
公开(公告)号:US20240122081A1
公开(公告)日:2024-04-11
申请号:US17961795
申请日:2022-10-07
Applicant: Infineon Technologies AG
Inventor: Valentyn Solomko , Semen Syroiezhin , Dominik Heiss , Christian Butschkow , Jochen Braumueller
IPC: H01L45/00
CPC classification number: H01L45/06 , H01L45/1286 , H01L45/1226
Abstract: A phase change switching device includes a substrate comprising a main surface, an RF input pad and a plurality of RF output pads disposed over the main surface, and phase change switch connections between the RF input pad and each of the RF output pads, wherein the phase change switch connections each include a phase change material and a heating element thermally coupled to the phase change material, wherein each of the RF output pads are arranged outside of an outer perimeter of the RF input pad, and wherein plurality of RF output pads at least partially surrounds the outer perimeter of the RF input pad.
-
公开(公告)号:US20230389451A1
公开(公告)日:2023-11-30
申请号:US17826355
申请日:2022-05-27
Applicant: Infineon Technologies AG
Inventor: Dominik Heiss , Matthias Markert
IPC: H01L45/00
CPC classification number: H01L45/1226 , H01L45/06 , H01L45/1286 , H01L45/1683
Abstract: A method includes providing a semiconductor substrate comprising a main surface, forming a dielectric region on the main surface, forming a recess in the dielectric region, forming a strip of phase change material within the recess, forming a heating element that is thermally coupled to the strip of phase change material, forming an interconnection region over the main surface before or after forming the recess, the interconnection region including a metallization layer and a dielectric layer, electrically connecting the strip of phase change material to a connecting one of the metallization layers from the interconnection region, and completing formation of the interconnection region after electrically connecting the strip of phase change material, wherein completing formation of the interconnection region includes forming an outer one of the dielectric layers from the interconnection region that is disposed over the connecting one of the metallization layers and comprises a planar upper surface.
-
4.
公开(公告)号:US20190189689A1
公开(公告)日:2019-06-20
申请号:US16283645
申请日:2019-02-22
Applicant: Micron Technology, Inc.
Inventor: Zengtao T. Liu
CPC classification number: H01L27/249 , G11C13/0002 , G11C13/0011 , G11C2213/71 , H01L27/2436 , H01L45/04 , H01L45/06 , H01L45/08 , H01L45/085 , H01L45/1226 , H01L45/1253 , H01L45/14 , H01L45/142 , H01L45/143 , H01L45/144 , H01L45/146 , H01L45/147 , H01L45/1675 , H01L45/1683
Abstract: An array of vertically stacked tiers of memory cells includes a plurality of horizontally oriented access lines within individual tiers of memory cells and a plurality of horizontally oriented global sense lines elevationally outward of the tiers. A plurality of select transistors is elevationally inward of the tiers. A plurality of pairs of local first and second vertical lines extends through the tiers. The local first vertical line within individual of the pairs is in conductive connection with one of the global sense lines and in conductive connection with one of the two source/drain regions of one of the select transistors. The local second vertical line within individual of the pairs is in conductive connection with another of the two source/drain regions of the one select transistor. Individual of the memory cells include a crossing one of the local second vertical lines and one of the horizontal access lines and programmable material there-between. Other aspects and implementations, including methods, are disclosed.
-
公开(公告)号:US20190067571A1
公开(公告)日:2019-02-28
申请号:US15687038
申请日:2017-08-25
Applicant: Micron Technology, Inc.
Inventor: Lorenzo Fratin , Fabio Pellizzer
CPC classification number: H01L45/1246 , G11C13/0004 , G11C13/004 , G11C13/0061 , G11C13/0069 , H01L27/249 , H01L45/04 , H01L45/06 , H01L45/12 , H01L45/1226 , H01L45/1253 , H01L45/141 , H01L45/1683
Abstract: A self-selecting memory cell may be composed of a memory material that changes threshold voltages based on the polarity of the voltage applied across it. Such a memory cell may be formed at the intersection of a conductive pillar and electrode plane in a memory array. A dielectric material may be formed between the memory material of the memory cell and the corresponding electrode plane. The dielectric material may form a barrier that prevents harmful interactions between the memory material and the material that makes up the electrode plane. In some cases, the dielectric material may also be positioned between the memory material and the conductive pillar to form a second dielectric barrier. The second dielectric barrier may increase the symmetry of the memory array or prevent harmful interactions between the memory material and an electrode cylinder or between the memory material and the conductive pillar.
-
公开(公告)号:US20190044062A1
公开(公告)日:2019-02-07
申请号:US15853697
申请日:2017-12-22
Applicant: Intel Corporation
Inventor: Paolo Fantini
CPC classification number: H01L45/1233 , B82Y35/00 , B82Y40/00 , G11C13/0004 , G11C13/0026 , G11C13/003 , G11C2213/71 , G11C2213/72 , G11C2213/76 , H01L27/2427 , H01L27/249 , H01L45/04 , H01L45/06 , H01L45/1226 , H01L45/1273 , H01L45/144 , H01L45/146 , H01L45/149 , H01L45/16 , H01L45/1616 , H01L45/1625
Abstract: A variable resistance memory cell with a wide difference (“window”) between threshold voltages is provided. The window between threshold voltages is increased by amplifying the stoichiometry gradient by means of an asymmetry in the memory cell architecture to provide a greater margin for detecting different logic states of the memory cell.
-
公开(公告)号:US20180351093A1
公开(公告)日:2018-12-06
申请号:US15611029
申请日:2017-06-01
Applicant: SANDISK TECHNOLOGIES LLC
Inventor: Ming-Che WU , Alvaro PADILLA , Tanmay KUMAR
CPC classification number: H01L45/1246 , G11C13/004 , G11C13/0069 , G11C2013/0045 , H01L27/2454 , H01L27/2463 , H01L27/249 , H01L45/08 , H01L45/085 , H01L45/12 , H01L45/1226 , H01L45/1233 , H01L45/1266 , H01L45/146 , H01L45/1616 , H01L45/1641
Abstract: A resistive memory device, such as a BMC ReRAM device, includes at least one resistive memory element which contains a carbon barrier material portion and a resistive memory material portion that is disposed between a first electrode and a second electrode.
-
公开(公告)号:US10074694B2
公开(公告)日:2018-09-11
申请号:US15017899
申请日:2016-02-08
Applicant: Toshiba Memory Corporation
Inventor: Takeshi Takagi , Takeshi Yamaguchi , Masaki Yamato , Hiroyuki Ode , Toshiharu Tanaka
CPC classification number: H01L27/249 , G11C13/0007 , G11C13/003 , G11C13/0033 , G11C2213/32 , G11C2213/71 , G11C2213/76 , G11C2213/77 , G11C2213/78 , G11C2213/79 , H01L27/2409 , H01L27/2418 , H01L27/2454 , H01L45/04 , H01L45/1226 , H01L45/146 , H01L45/16
Abstract: According to one embodiment, a memory device includes a first wiring extending in a first direction, a second wiring extending in a second direction crossing the first direction and a resistance change film provided between the first wiring and the second wiring. The second wiring includes a first conductive layer and a first intermediate layer including a first region provided between the first conductive layer and the resistance change film. The first intermediate layer includes a material having nonlinear resistance characteristics.
-
9.
公开(公告)号:US20180219154A1
公开(公告)日:2018-08-02
申请号:US15505905
申请日:2014-09-25
Applicant: Intel Corporation
Inventor: Prashant Majhi , Elijah V. Karpov , Niloy Mukherjee , Ravi Pillarisetty , Uday Shah , Brian S. Doyle , Robert S. Chau
IPC: H01L45/00
CPC classification number: H01L45/146 , H01L45/08 , H01L45/12 , H01L45/1226 , H01L45/1233 , H01L45/16
Abstract: Thin film resistive memory material stacks including at least one of a high work function metal oxide at an interface of a first electrode and a thin film memory material, and a low work function rare earth metal at an interface of a second electrode and the thin film memory material. The high work function metal oxide provides a good Schottky barrier height relative to memory material for high on/off current ratio. Compatibility of the metal oxide with switching oxide reduces cycling loss of oxygen/vacancies for improved memory device durability. The low work function rare earth metal provides high oxygen solubility to enhance vacancy creation within the memory material in as-deposited state for low forming voltage requirements while providing an ohmic contact to the resistive memory material.
-
公开(公告)号:US20180159033A1
公开(公告)日:2018-06-07
申请号:US15890296
申请日:2018-02-06
Applicant: SANDISK TECHNOLOGIES LLC
Inventor: Ming-Che Wu , Tanmay Kumar
CPC classification number: H01L45/146 , G11C11/5685 , G11C13/0007 , G11C13/0023 , G11C13/0026 , G11C13/0028 , G11C13/004 , G11C13/0069 , G11C2013/0054 , G11C2213/71 , G11C2213/77 , H01L27/2454 , H01L27/249 , H01L45/04 , H01L45/06 , H01L45/12 , H01L45/1226 , H01L45/1233 , H01L45/147 , H01L45/1608
Abstract: Systems and methods for providing a Barrier Modulated Cell (BMC) structure that may comprise a reversible resistance-switching memory element within a memory array are described. The BMC structure may include a barrier layer comprising a layer of amorphous germanium or amorphous silicon germanium paired with a conductive metal oxide, such as titanium dioxide (TiO2), strontium titanate (SrTiO3), or a binary metal oxide. The BMC structure may include a conductive metal oxide in series with an amorphous layer of a low bandgap material. The low bandgap material may comprise a semiconductor material with a bandgap energy (Eg) less than 1.0 eV. The improved BMC structure may be used for providing multi-level memory elements within a three dimensional memory array.
-
-
-
-
-
-
-
-
-