-
公开(公告)号:US20240122081A1
公开(公告)日:2024-04-11
申请号:US17961795
申请日:2022-10-07
Applicant: Infineon Technologies AG
Inventor: Valentyn Solomko , Semen Syroiezhin , Dominik Heiss , Christian Butschkow , Jochen Braumueller
IPC: H01L45/00
CPC classification number: H01L45/06 , H01L45/1286 , H01L45/1226
Abstract: A phase change switching device includes a substrate comprising a main surface, an RF input pad and a plurality of RF output pads disposed over the main surface, and phase change switch connections between the RF input pad and each of the RF output pads, wherein the phase change switch connections each include a phase change material and a heating element thermally coupled to the phase change material, wherein each of the RF output pads are arranged outside of an outer perimeter of the RF input pad, and wherein plurality of RF output pads at least partially surrounds the outer perimeter of the RF input pad.
-
公开(公告)号:US20230389451A1
公开(公告)日:2023-11-30
申请号:US17826355
申请日:2022-05-27
Applicant: Infineon Technologies AG
Inventor: Dominik Heiss , Matthias Markert
IPC: H01L45/00
CPC classification number: H01L45/1226 , H01L45/06 , H01L45/1286 , H01L45/1683
Abstract: A method includes providing a semiconductor substrate comprising a main surface, forming a dielectric region on the main surface, forming a recess in the dielectric region, forming a strip of phase change material within the recess, forming a heating element that is thermally coupled to the strip of phase change material, forming an interconnection region over the main surface before or after forming the recess, the interconnection region including a metallization layer and a dielectric layer, electrically connecting the strip of phase change material to a connecting one of the metallization layers from the interconnection region, and completing formation of the interconnection region after electrically connecting the strip of phase change material, wherein completing formation of the interconnection region includes forming an outer one of the dielectric layers from the interconnection region that is disposed over the connecting one of the metallization layers and comprises a planar upper surface.
-
公开(公告)号:US20230377644A1
公开(公告)日:2023-11-23
申请号:US17809642
申请日:2022-06-29
Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.
Inventor: Xiaoguang Wang , Dinggui Zeng , Huihui Li , Jiefang Deng
CPC classification number: G11C11/5678 , H01L27/2436 , H01L45/1253 , H01L45/1286 , H01L45/1675 , H01L45/1608
Abstract: The present disclosure relates to a semiconductor structure and a manufacturing method thereof. The semiconductor structure includes a transistor; a first phase change memory structure, a bottom electrode of the first phase change memory structure being electrically connected to a first terminal (source or drain) of the transistor; a second phase change memory structure, a top electrode of the second phase change memory structure being electrically connected to the first terminal of the transistor; a first bit line, electrically connected to a top electrode of the first phase change memory structure; and a second bit line, electrically connected to a bottom electrode of the second phase change memory structure.
-
公开(公告)号:US20230157185A1
公开(公告)日:2023-05-18
申请号:US17528197
申请日:2021-11-17
Applicant: International Business Machines Corporation
Inventor: Injo Ok , Soon-Cheon Seo , Alexander Reznicek , Oleg Gluschenkov
CPC classification number: H01L45/06 , H01L27/24 , H01L45/1286 , H01L45/1253 , H01L45/1608
Abstract: A PCM cell includes a first electrode, a heater/PCM portion electrically connected to first electrode, the heater/PCM portion comprising a PCM material, a second electrode electrically connected to the PCM material, and an electrical insulator stack surrounding the projection liner. The stack includes a plurality of first layers comprised of a first material and having a plurality of first inner sides facing towards the projection liner, and a plurality of second layers alternating with the plurality of first layers, the plurality of second layers comprised of a second material that is different from the first material, and the second plurality of layers having a plurality of second inner sides facing towards the projection liner. The plurality of second inner sides that are offset from the plurality of first inner sides forming a plurality of gaps.
-
公开(公告)号:US20180158870A1
公开(公告)日:2018-06-07
申请号:US15874977
申请日:2018-01-19
Applicant: Western Digital Technologies, Inc.
Inventor: Mac D. APODACA , Kurt Allan RUBIN
CPC classification number: H01L27/2409 , H01L27/2427 , H01L27/2436 , H01L27/2463 , H01L45/04 , H01L45/06 , H01L45/085 , H01L45/1233 , H01L45/1286 , H01L45/141 , H01L45/144
Abstract: A non-volatile memory device that limits the temperature excursion of a selector during operation to enhance the cycling life of the non-volatile memory device. A selector, in line with a memory element, may be degraded with repeated temperature excursions as current passes through a stack during the read/write process. The selector changes from an amorphous state to become crystalline thus reducing the life of a memory device. The memory device includes a word line, a bit line disposed perpendicular to the word line, a stack—including a memory element, a selector, and a spacer—disposed between the word line and bit line, and one or more insulating layers surrounding an outer surface of the stack disposed between the word line and bit line. By surrounding the selector with a high thermal conductive heat-sink material, heat is directed away from the selector helping maintain the selector's amorphous state longer.
-
公开(公告)号:US09892785B2
公开(公告)日:2018-02-13
申请号:US15442594
申请日:2017-02-24
Applicant: Intel Corporation
Inventor: Sanjay Rangan , Kiran Pangal , Nevil N Gajera , Lu Liu , Gayathri Rao Subbu
CPC classification number: G11C13/0069 , G11C7/04 , G11C11/16 , G11C13/0004 , G11C13/0061 , G11C2013/0078 , G11C2013/008 , G11C2013/0092 , H01L45/06 , H01L45/1286 , H01L45/141
Abstract: Phase change material can be set with a multistage set process. Set control logic can heat a phase change semiconductor material (PM) to a first temperature for a first period of time. The first temperature is configured to promote nucleation of a crystalline state of the PM. The control logic can increase the temperature to a second temperature for a second period of time. The second temperature is configured to promote crystal growth within the PM. The nucleation and growth of the crystal set the PM to the crystalline state. The multistage ramping up of the temperature can improve the efficiency of the set process relative to traditional approaches.
-
公开(公告)号:US09870822B2
公开(公告)日:2018-01-16
申请号:US15102718
申请日:2013-12-18
Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.
Inventor: Ning Ge , Jianhua Yang , Zhiyong Li
CPC classification number: G11C13/0069 , G11C7/04 , G11C11/56 , G11C11/5678 , G11C11/5685 , G11C13/0002 , G11C13/0004 , G11C13/0007 , G11C2013/008 , G11C2213/32 , H01L27/2463 , H01L45/08 , H01L45/1233 , H01L45/1286 , H01L45/145 , H01L45/146 , H01L45/16
Abstract: A non-volatile memory element with thermal-assisted switching control is disclosed. The non-volatile memory element is disposed on a thermal inkjet resistor. Methods for manufacturing the combination and methods of using the combination are also disclosed.
-
公开(公告)号:US09825221B2
公开(公告)日:2017-11-21
申请号:US15019553
申请日:2016-02-09
Applicant: Unisantis Electronics Singapore Pte. Ltd.
Inventor: Fujio Masuoka , Hiroki Nakamura
IPC: H01L31/119 , H01L29/06 , H01L21/00 , H01L45/00 , H01L27/24
CPC classification number: H01L45/06 , H01L27/2454 , H01L27/2463 , H01L45/065 , H01L45/1206 , H01L45/1233 , H01L45/1253 , H01L45/126 , H01L45/1286 , H01L45/144 , H01L45/16 , H01L45/1608 , H01L45/1675
Abstract: A memory device includes a reset gate whose resistance changes. The memory device also includes a pillar-shaped phase-change layer, a reset gate insulating film surrounding the pillar-shaped phase-change layer, and the reset gate surrounding the reset gate insulating film. The pillar-shaped phase-change layer and the reset gate are electrically insulated from each other by the reset gate insulating film.
-
公开(公告)号:US20170148984A1
公开(公告)日:2017-05-25
申请号:US14951489
申请日:2015-11-25
Applicant: International Business Machines Corporation
Inventor: Alessandro Curioni , Wabe W. Koelmans , Abu Sebastian , Federico Zipoli
CPC classification number: H01L45/149 , G11C13/0002 , G11C13/0069 , G11C2013/0078 , G11C2213/35 , G11C2213/52 , H01L45/06 , H01L45/065 , H01L45/1233 , H01L45/1246 , H01L45/1253 , H01L45/128 , H01L45/1286 , H01L45/1608 , H01L45/1641 , H01L45/1675 , H01L45/1683
Abstract: A resistive memory element is provided having a layer structure. The layer structure includes two layers forming two electrically conductive electrodes, respectively, a resistively switchable material sandwiched between the two layers forming the two electrodes, and in electrical connection therewith, and a confining material. The resistively switchable material is laterally confined within the confining material, between the two layers forming the electrodes. The confining material is sufficiently electrically insulating for an electric signal applied between the two conductive electrodes to change a resistance state of the memory element in operation. The confining material has a thermal conductivity greater than 0.5 W/(m·K), and preferably greater than or equal to 30 W/(m·K). The resistively switchable material is an amorphous compound comprising carbon, which has a maximal lateral dimension, along a direction parallel to an average plane of the two layers forming the electrodes, that is less than 60 nm.
-
公开(公告)号:US09647209B2
公开(公告)日:2017-05-09
申请号:US15164540
申请日:2016-05-25
Applicant: QUALCOMM Incorporated
Inventor: Sinan Goktepeli , Michael A. Stuber
CPC classification number: H01L45/1206 , H01L27/2418 , H01L27/2436 , H01L27/2463 , H01L45/06 , H01L45/065 , H01L45/126 , H01L45/1286 , H01L45/141 , H01L45/1608 , H01L45/1675
Abstract: Various methods and devices that involve phase change material (PCM) switches are disclosed. An exemplary integrated circuit comprises an active layer with a plurality of field effect transistor (FET) channels for a plurality of FETs. The integrated circuit also comprises an interconnect layer comprising a plurality of conductive interconnects. The plurality of conductive interconnects couple the plurality of field effect transistors. The integrated circuit also comprises an insulator layer covering at least a portion of the interconnect layer. The integrated circuit also comprises a channel of a radio-frequency (RF) PCM switch. The channel of the RF PCM switch is formed on the insulator layer.
-
-
-
-
-
-
-
-
-