知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

182 records (took 0.018 seconds)

    SYSTEM-LEVEL TECHNIQUES FOR ERROR CORRECTION IN CHIP-TO-CHIP INTERFACES
    1.
    发明申请
    SYSTEM-LEVEL TECHNIQUES FOR ERROR CORRECTION IN CHIP-TO-CHIP INTERFACES 有权

    公开(公告)号：US20250030500A1

    公开(公告)日：2025-01-23

    申请号：US18223517

    申请日：2023-07-18

    Applicant: XILINX, INC.

    Inventor： Millind MITTAL ,  Krishnan SRINIVASAN ,  Kenneth MA

    IPC: H04L1/00 ,  H04L49/9005

    Abstract: Some examples described herein provide for interconnect in chiplet systems, for example system-level techniques for error correction in chip-to-chip interfaces. In an example, a method of error correction includes receiving, at a first chiplet, a data message via a set of interconnect, and transmitting a first control message that requests retransmission of the data message based on detecting an error associated with receiving the data message. The method also includes transmitting one or more instances of a second control message that indicates an idle operation at the first chiplet until the first chiplet receives a third control message that triggers an end of a retransmission mode. The method also includes transmitting a fourth control message frame indicating the end of the retransmission mode, and receiving a retransmission of the data message from the second chiplet.

    COMMUNICATION SYSTEM, INTERMEDIATE APPARATUS, COMMUNICATION METHOD, AND PROGRAM
    3.
    发明申请
    COMMUNICATION SYSTEM, INTERMEDIATE APPARATUS, COMMUNICATION METHOD, AND PROGRAM 有权

    公开(公告)号：US20240414092A1

    公开(公告)日：2024-12-12

    申请号：US18697928

    申请日：2021-10-08

    Applicant: Nippon Telegraph and Telephone Corporation

    Inventor： Tomoya HIBI ,  Junki ICHIKAWA ,  Toru MANO ,  Kazuya ANAZAWA ,  Yukio TSUKISHIMA ,  Kenji SHIMIZU ,  Hideki NISHIZAWA ,  Koichi TAKASUGI

    IPC: H04L47/30 ,  H04L49/9005

    Abstract: A communication system includes a first intermediate device 10A and a second intermediate device 10B, in which the first intermediate device includes a buffer management unit 15 that determines a buffer size based on delay information and secures a buffer, a transfer unit 11 that, when data to be transferred to a second device 50 is smaller than a credit of the second intermediate device, transfers a request including the data to the second intermediate device, and a generation unit 12A that generates a pseudo-response to the request and returns the pseudo-response to the first device, and the second intermediate device includes a buffer management unit 15 that determines a buffer size based on the delay information and secures a buffer, a transfer unit 11 that transfers the request to the second device and stores the request in the buffer to update the credit of its own device, and a discarding unit 12B that discards a response received from the second device, deletes the request stored in the buffer, and updates the credit.

Patent Agency Ranking