-
公开(公告)号:US12243802B2
公开(公告)日:2025-03-04
申请号:US18634198
申请日:2024-04-12
Applicant: Google LLC
Inventor: Madhusudan K. Iyengar , Christopher Malone , Woon-Seong Kwon , Emad Samadiani , Melanie Beauchemin , Padam Jain , Teckgyu Kang , Yuan Li , Connor Burgess , Norman Paul Jouppi , Nicholas Stevens-Yu , Yingying Wang
IPC: H01L23/00 , B23K1/00 , H01L23/373 , H05K3/34 , H05K7/20 , H01L25/065
Abstract: A method of manufacturing a chip assembly comprises joining an in-process unit to a printed circuit board; reflowing a bonding material disposed between and electrically connecting the in-process unit with the printed circuit board, the bonding material having a first reflow temperature; and then joining a heat distribution device to the plurality of semiconductor chips using a thermal interface material (“TIM”) having a second reflow temperature that is lower than the first reflow temperature. The in-process unit further comprises a substrate having an active surface, a passive surface, and contacts exposed at the active surface; an interposer electrically connected to the substrate; a plurality of semiconductor chips overlying the substrate and electrically connected to the substrate through the interposer, and a stiffener overlying the substrate and having an aperture extending therethrough, the plurality of semiconductor chips being positioned within the aperture.
-
公开(公告)号:US20250006706A1
公开(公告)日:2025-01-02
申请号:US18823093
申请日:2024-09-03
Applicant: Google LLC
Inventor: Namhoon Kim , Woon-Seong Kwon , Houle Gan , Yujeong Shim , Mikhail Popovich , Teckgyu Kang
IPC: H01L25/065
Abstract: The technology relates to an integrated circuit (IC) package. The IC package may include a packaging substrate, an IC die, and an integrated voltage regulator die. The IC die may include a metal layer and a silicon layer. The metal layer may be connected to the packaging substrate. The integrated voltage regulator die may be positioned adjacent to the silicon layer and connected to the packaging substrate via one or more through mold vias or through dielectric vias. The IC die may be an application specific integrated circuit (ASIC) die.
-
公开(公告)号:US11600548B2
公开(公告)日:2023-03-07
申请号:US17333607
申请日:2021-05-28
Applicant: Google LLC
Inventor: Woon-Seong Kwon , Yuan Li , Zhi Yang
IPC: H01L23/373 , H01L23/00 , H05K3/34 , H05K7/20 , H01L25/065
Abstract: According to an aspect of the disclosure, an example microelectronic device assembly includes a substrate, a microelectronic element electrically connected to the substrate, a stiffener element overlying the substrate, and a heat distribution device overlying the rear surface of the microelectronic element. The stiffener element may extend around the microelectronic element. The stiffener element may include a first material that has a first coefficient of thermal expansion (“CTE”). A surface of the stiffener element may face toward the heat distribution device. The heat distribution device may include a second material that has a second CTE. The first material may be different than the second material. The first CTE of the first material of the stiffener element may be greater than the second CTE of the second material of the heat distribution device.
-
公开(公告)号:US20220238504A1
公开(公告)日:2022-07-28
申请号:US17157278
申请日:2021-01-25
Applicant: Google LLC
Inventor: Namhoon Kim , Woon-Seong Kwon , Teckgyu Kang , Yujeong Shim
IPC: H01L25/18 , H01L25/065 , H01L23/498 , H01L25/00
Abstract: An integrated circuit package including a substrate configured to receive one or more high-bandwidth memory (HBM) stacks on the substrate, an interposer positioned on the substrate and configured to receive a logic die on the interposer, a plurality of interposer channels formed in the interposer and connecting the logic die to the one or more HBM stacks, and a plurality of substrate traces formed in the substrate and configured to interface the plurality of interposer channels to the one or more HBM stacks.
-
公开(公告)号:US20220157787A1
公开(公告)日:2022-05-19
申请号:US17667104
申请日:2022-02-08
Applicant: Google LLC
Inventor: Namhoon Kim , Woon-Seong Kwon , Houle Gan , Yujeong Shim , Mikhail Popovich , Teckgyu Kang
IPC: H01L25/065 , H01L49/02
Abstract: The technology relates to an integrated circuit (IC) package. The IC package may include a packaging substrate, an IC die, and an integrated voltage regulator die. The IC die may include a metal layer and a silicon layer. The metal layer may be connected to the packaging substrate. The integrated voltage regulator die may be positioned adjacent to the silicon layer and connected to the packaging substrate via one or more through mold vias or through dielectric vias. The IC die may be an application specific integrated circuit (ASIC) die.
-
公开(公告)号:US11264358B2
公开(公告)日:2022-03-01
申请号:US16567766
申请日:2019-09-11
Applicant: Google LLC
Inventor: Woon-Seong Kwon , Namhoon Kim , Teckgyu Kang , Ryohei Urata
IPC: H01L25/065 , G02B6/42 , H01L23/31 , H01L23/367 , H01L23/498 , H01L23/538 , H01L25/16 , H01L25/04 , H01L25/075 , H01L31/12
Abstract: The technology relates to an integrated circuit (IC) package. The IC package may include a substrate. An IC die may be mounted to the substrate. One or more photonic modules may be attached to the substrate and one or more serializer/deserializer (SerDes) interfaces may connect the IC die to the one or more photonic modules. The IC die may be an application specific integrated circuit (ASIC) die and the one or more photonic modules may include a photonic integrated circuit (PIC) and fiber array. The one or more photonic modules may be mounted to one or more additional substrates which may be attached to the substrate via one or more sockets.
-
公开(公告)号:US20210375715A1
公开(公告)日:2021-12-02
申请号:US17333607
申请日:2021-05-28
Applicant: Google LLC
Inventor: Woon-Seong Kwon , Yuan Li , Zhi Yang
IPC: H01L23/373 , H01L23/00
Abstract: According to an aspect of the disclosure, an example microelectronic device assembly includes a substrate, a microelectronic element electrically connected to the substrate, a stiffener element overlying the substrate, and a heat distribution device overlying the rear surface of the microelectronic element. The stiffener element may extend around the microelectronic element. The stiffener element may include a first material that has a first coefficient of thermal expansion (“CTE”). A surface of the stiffener element may face toward the heat distribution device. The heat distribution device may include a second material that has a second CTE. The first material may be different than the second material. The first CTE of the first material of the stiffener element may be greater than the second CTE of the second material of the heat distribution device.
-
公开(公告)号:US12274079B2
公开(公告)日:2025-04-08
申请号:US18244716
申请日:2023-09-11
Applicant: Google LLC
Inventor: Nam Hoon Kim , Teckgyu Kang , Scott Lee Kirkman , Woon-Seong Kwon
Abstract: This disclosure relates to deep trench capacitors embedded in a package substrate on which an integrated circuit is mounted. In some aspects, a chip package includes an integrated circuit die that has a power distribution circuit for one or more circuits of the integrated circuit. The chip package also includes a substrate different from the integrated circuit and having a first surface on which the integrated circuit die is mounted and a second surface opposite the first surface. The substrate includes one or more cavities formed in at least one of the first surface or the second surface. The chip package also includes one or more deep trench capacitors disposed in at least one of the one or more cavities. Each deep trench capacitor is connected to the power distribution circuit by conductors.
-
公开(公告)号:US12051679B2
公开(公告)日:2024-07-30
申请号:US17121868
申请日:2020-12-15
Applicant: Google LLC
Inventor: Namhoon Kim , Woon-Seong Kwon , Teckgyu Kang
IPC: H01L25/10 , H01L23/498
CPC classification number: H01L25/105 , H01L23/49822 , H01L23/49883 , H01L2225/1052 , H01L2225/107
Abstract: The technology relates to an integrated circuit (IC) package in which an interconnection interface chiplet and/or interconnection interface circuit are relocated, partitioned, and/or decoupled from a main or core IC die and/or high-bandwidth memory (HBM) components in an integrated component package.
-
公开(公告)号:US11990386B2
公开(公告)日:2024-05-21
申请号:US17333570
申请日:2021-05-28
Applicant: Google LLC
Inventor: Madhusudan K. Iyengar , Christopher Malone , Woon-Seong Kwon , Emad Samadiani , Melanie Beauchemin , Padam Jain , Teckgyu Kang , Yuan Li , Connor Burgess , Norman Paul Jouppi , Nicholas Stevens-Yu , Yingying Wang
IPC: H01L23/00 , H01L23/373 , H05K3/34 , H05K7/20 , H01L25/065
CPC classification number: H01L23/3732 , H01L23/562 , H01L24/32 , H01L24/83 , H05K3/3436 , H05K7/20254 , H01L25/0655 , H01L2223/58 , H01L2224/32 , H01L2224/32245 , H01L2924/15311 , H05K2201/10378 , H05K2203/041
Abstract: A method of manufacturing a chip assembly comprises joining an in-process unit to a printed circuit board; reflowing a bonding material disposed between and electrically connecting the in-process unit with the printed circuit board, the bonding material having a first reflow temperature; and then joining a heat distribution device to the plurality of semiconductor chips using a thermal interface material (“TIM”) having a second reflow temperature that is lower than the first reflow temperature. The in-process unit further comprises a substrate having an active surface, a passive surface, and contacts exposed at the active surface; an interposer electrically connected to the substrate; a plurality of semiconductor chips overlying the substrate and electrically connected to the substrate through the interposer, and a stiffener overlying the substrate and having an aperture extending therethrough, the plurality of semiconductor chips being positioned within the aperture.
-
-
-
-
-
-
-
-
-