-
公开(公告)号：US11903325B2
公开(公告)日：2024-02-13
申请号：US17735094
申请日：2022-05-02
Applicant: UNITED MICROELECTRONICS CORP.
Inventor： Yi-Ting Wu , Yan-Jou Chen , Cheng-Tung Huang , Jen-Yu Wang , Po-Chun Yang , Yung-Ching Hsieh , Jian-Jhong Chen , Bo-Chang Li
CPC classification number: H10N50/80 , G11C11/161 , G11C11/1659 , H10B61/22 , G11C11/1673 , G11C11/1675 , H10N50/85
Abstract: A memory device includes a substrate; an active area extending along a first direction on the substrate; a gate line traversing the active area and extending along a second direction that is not parallel to the first direction; a source doped region in the active area and on a first side of the gate line; a main source line extending along the first direction; a source line extension coupled to the main source line and extending along the second direction; a drain doped region in the active area and on a second side of the gate line that is opposite to the first side; and a data storage element electrically coupled to the drain doped region. The main source line is electrically connected to the source doped region via the source line extension.
-
公开(公告)号：US11637103B2
公开(公告)日：2023-04-25
申请号：US17492687
申请日：2021-10-04
Applicant: UNITED MICROELECTRONICS CORP.
Inventor： Yen-Wei Tung , Jen-Yu Wang , Cheng-Tung Huang , Yan-Jou Chen
IPC: H01L27/092 , H01L29/66 , H01L29/06 , H01L27/02 , H01L29/78 , H01L29/49 , H01L29/51 , H01L29/423 , H01L29/165 , H01L21/8238 , H01L21/3213 , H01L21/762 , H01L21/02
Abstract: A semiconductor device includes a PMOS region and a NMOS region on a substrate, a first fin-shaped structure on the PMOS region, a first single diffusion break (SDB) structure in the first fin-shaped structure, a first gate structure on the first SDB structure, and a second gate structure on the first fin-shaped structure. Preferably, the first gate structure and the second gate structure are of different materials and the first gate structure disposed directly on top of the first SDB structure is a polysilicon gate while the second gate structure disposed on the first fin-shaped structure is a metal gate in the PMOS region.
-
公开(公告)号：US20210313509A1
公开(公告)日：2021-10-07
申请号：US16852542
申请日：2020-04-19
Applicant: UNITED MICROELECTRONICS CORP.
Inventor： Yi-Ting Wu , Yan-Jou Chen , Cheng-Tung Huang , Jen-Yu Wang , Po-Chun Yang , Yung-Ching Hsieh , Jian-Jhong Chen , Bo-Chang Li
Abstract: A memory device includes a substrate; an active area extending along a first direction on the substrate; a gate line traversing the active area and extending along a second direction that is not parallel to the first direction; a source doped region in the active area and on a first side of the gate line; a main source line extending along the first direction; a source line extension coupled to the main source line and extending along the second direction; a drain doped region in the active area and on a second side of the gate line that is opposite to the first side; and a data storage element electrically coupled to the drain doped region. The main source line is electrically connected to the source doped region via the source line extension.
-
公开(公告)号：US10978122B1
公开(公告)日：2021-04-13
申请号：US16796953
申请日：2020-02-21
Applicant: UNITED MICROELECTRONICS CORP.
Inventor： Chun-Yen Tseng , Yu-Tse Kuo , Chang-Hung Chen , Shu-Ru Wang , Ya-Lan Chiou , Chun-Hsien Huang , Chih-Wei Tsai , Hsin-Chih Yu , Yi-Ting Wu , Cheng-Tung Huang , Jen-Yu Wang , Jhen-Siang Wu , Po-Chun Yang , Yung-Ching Hsieh , Jian-Jhong Chen , Bo-Chang Li
Abstract: A memory includes (n−1) non-volatile cells, (n−1) bit lines and a current driving circuit. Each of the (n−1) non-volatile cells includes a first terminal and a second terminal. An ith bit line of the (n−1) bit lines is coupled to a first terminal of an ith non-volatile cell of the (n−1) non-volatile cells. The current driving circuit includes n first transistors coupled to the (n−1) non-volatile cells.
-
公开(公告)号：US20160003888A1
公开(公告)日：2016-01-07
申请号：US14321841
申请日：2014-07-02
Applicant: United Microelectronics Corp.
Inventor： Wen-Yin Weng , Wei-Heng Hsu , Cheng-Tung Huang , Yi-Ting Wu , Yu-Ming Lin , Jen-Yu Wang
IPC: G01R31/26
CPC classification number: G01R31/2621
Abstract: A method of characterizing a device may be used to determine a metal work function of the device according to a threshold voltage, a body effect, and an oxide capacitance of the device. The threshold voltage may be determined according to a current to voltage curve. The oxide capacitance may be determined according to a capacitor to voltage curve.
Abstract translation: 可以使用表征器件的方法来根据器件的阈值电压，体效应和氧化物电容来确定器件的金属功函数。 可以根据电流 - 电压曲线来确定阈值电压。 可以根据电容器对电压曲线来确定氧化物电容。
-
Patent Agency Ranking
公开(公告)号：US12178052B2
公开(公告)日：2024-12-24
申请号：US17368848
申请日：2021-07-07
Applicant: UNITED MICROELECTRONICS CORP.
Inventor： Yi-Ting Wu , Cheng-Tung Huang , Jen-Yu Wang , Yung-Ching Hsieh , Po-Chun Yang , Jian-Jhong Chen , Bo-Chang Li
Abstract: A MRAM circuit structure is provided in the present invention, with the unit cell composed of three transistors in series and four MTJs, wherein the junction between first transistor and third transistor is first node, the junction between second transistor and third transistor is second node, and the other ends of first transistor and third transistor are connected to a common source line. First MTJ is connected to second MTJ in series to form a first MTJ pair that connecting to the first node, and third MTJ is connected to fourth MTJ in series to form a second MTJ pair that connecting to the second node.
-
7.发明授权公开(公告)号：US11942130B2
公开(公告)日：2024-03-26
申请号：US17701703
申请日：2022-03-23
Applicant: UNITED MICROELECTRONICS CORP.
Inventor： Jian-Jhong Chen , Yi-Ting Wu , Jen-Yu Wang , Cheng-Tung Huang , Po-Chun Yang , Yung-Ching Hsieh
CPC classification number: G11C11/161 , H10B61/00 , H10N50/01 , H10N50/10 , H10N50/80 , H10N50/85 , G11C11/15 , G11C11/165
Abstract: A bottom-pinned spin-orbit torque magnetic random access memory (SOT-MRAM) is provided in the present invention, including a substrate, a bottom electrode layer on the substrate, a magnetic tunnel junction (MTJ) on the bottom electrode layer, a spin-orbit torque (SOT) layer on the MTJ, a capping layer on the SOT layer, and an injection layer on the capping layer, wherein the injection layer is divided into individual first part and second part, and the first part and the second part are connected respectively with two ends of the capping layer.
-
公开(公告)号：US11355695B2
公开(公告)日：2022-06-07
申请号：US16852542
申请日：2020-04-19
Applicant: UNITED MICROELECTRONICS CORP.
Inventor： Yi-Ting Wu , Yan-Jou Chen , Cheng-Tung Huang , Jen-Yu Wang , Po-Chun Yang , Yung-Ching Hsieh , Jian-Jhong Chen , Bo-Chang Li
Abstract: A memory device includes a substrate; an active area extending along a first direction on the substrate; a gate line traversing the active area and extending along a second direction that is not parallel to the first direction; a source doped region in the active area and on a first side of the gate line; a main source line extending along the first direction; a source line extension coupled to the main source line and extending along the second direction; a drain doped region in the active area and on a second side of the gate line that is opposite to the first side; and a data storage element electrically coupled to the drain doped region. The main source line is electrically connected to the source doped region via the source line extension.
-
公开(公告)号：US11238912B1
公开(公告)日：2022-02-01
申请号：US17146424
申请日：2021-01-11
Applicant: UNITED MICROELECTRONICS CORP.
Inventor： Yi-Ting Wu , Cheng-Tung Huang , Jen-Yu Wang , Yung-Ching Hsieh , Po-Chun Yang , Jian-Jhong Chen , Bo-Chang Li
Abstract: In an MRAM, each unit cell includes two non-volatile storage units, three N-type transistors and three P-type transistors. Each N-type transistor is coupled in parallel with a corresponding P-type transistor for forming a transmission gate which provides bi-directional current, thereby preventing source degeneration.
-
公开(公告)号：US20210183944A1
公开(公告)日：2021-06-17
申请号：US16746974
申请日：2020-01-20
Applicant: UNITED MICROELECTRONICS CORP.
Inventor： Yi-Ting Wu , Jian-Jhong Chen , Po-Chun Yang , Jhen-Siang Wu , Yung-Ching Hsieh , Bo-Chang Li , Jen-Yu Wang , Cheng-Tung Huang
Abstract: A layout pattern for magnetoresistive random access memory (MRAM) includes a first magnetic tunneling junction (MTJ) pattern on a substrate, a second MTJ pattern adjacent to the first MTJ pattern, and a third MTJ pattern between the first MTJ pattern and the second MTJ pattern. Preferably, the first MTJ pattern, the second MTJ pattern, and the third MTJ pattern constitute a staggered arrangement.
-
-
-
-
-
-
-
-
-
Search Results
33
records
(took 0.087 seconds)
