-
公开(公告)号:US20210376099A1
公开(公告)日:2021-12-02
申请号:US17400901
申请日:2021-08-12
Applicant: Samsung Electronics Co., Ltd.
Inventor: Eunae Cho , Dongjin Lee , Ji Eun Lee , Kyoung-Ho Jung , Dong Su Ko , Yongsu Kim , Jiho Yoo , Sung Heo , Hyun Park , Satoru Yamada , Moonyoung Jeong , Sungjin Kim , Gyeongsu Park , Han Jin Lim
IPC: H01L29/423 , H01L29/49 , H01L21/28 , H01L29/51
Abstract: A semiconductor device and a method of manufacturing the same are provided. The semiconductor device includes a substrate including a trench. The semiconductor device further includes a gate electrode disposed in the trench, and a gate insulating film disposed between the substrate and the gate electrode. The gate electrode includes a gate conductor and a metal element, and an effective work function of the gate electrode is less than an effective work function of the gate conductor.
-
公开(公告)号:US10886280B2
公开(公告)日:2021-01-05
申请号:US16588360
申请日:2019-09-30
Applicant: Samsung Electronics Co., Ltd.
Inventor: Dongjin Lee , Ji-Eun Lee , Kyoung-Ho Jung , Satoru Yamada , Moonyoung Jeong
IPC: H01L21/28 , H01L27/108 , H01L29/49 , H01L21/3215 , H01L29/51
Abstract: Provided are a semiconductor device having a gate and a method of forming the same. The method includes forming a gate dielectric, forming a first conductive material layer on the gate dielectric, forming a source material layer on the first conductive material layer, and diffusing a first element included in the source material layer into the first conductive material layer by performing a thermal treatment process to form a doped material layer.
-
公开(公告)号:US20190312119A1
公开(公告)日:2019-10-10
申请号:US16432298
申请日:2019-06-05
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Eunae CHO , Dongjin Lee , Ji Eun Lee , Kyoung-Ho Jung , Dong Su Ko , Yongsu Kim , Jiho Yoo , Sung Heo , Hyun Park , Satoru Yamada , Moonyoung Jeong , Sungjin Kim , Gyeongsu Park , Han Jin Lim
IPC: H01L29/423 , H01L29/51 , H01L29/49 , H01L21/28
Abstract: A semiconductor device and a method of manufacturing the same are provided. The semiconductor device includes a substrate including a trench. The semiconductor device further includes a gate electrode disposed in the trench, and a gate insulating film disposed between the substrate and the gate electrode. The gate electrode includes a gate conductor and a metal element, and an effective work function of the gate electrode is less than an effective work function of the gate conductor.
-
公开(公告)号:US20240074155A1
公开(公告)日:2024-02-29
申请号:US18236143
申请日:2023-08-21
Applicant: Samsung Electronics Co., Ltd.
Inventor: Taehyuk Kim , Taegyu Kang , Seokho Shin , Kiseok Lee , Sangho Lee , Keunnam Kim , Seokhan Park , Joongchan Shin , Moonyoung Jeong , Eunju Cho
IPC: H10B12/00
CPC classification number: H10B12/482 , H10B12/315 , H10B12/488
Abstract: A semiconductor device includes a substrate, a bit line extending on the substrate in a first direction, first and second active patterns on the bit line, a back-gate electrode between the first and second active patterns and extending across the bit line and in a second direction that is perpendicular to the first direction, a first word line extending in the second direction at one side of the first active pattern, a second word line extending in the second direction at the other side of the second active pattern, and a contact pattern connected to each of the first and second active patterns, wherein the contact pattern sequentially includes an epitaxial growth layer, a doped polysilicon layer, and a silicide layer.
-
公开(公告)号:US11751378B2
公开(公告)日:2023-09-05
申请号:US17369320
申请日:2021-07-07
Applicant: Samsung Electronics Co., Ltd.
Inventor: Hyungeun Choi , Kiseok Lee , Seungjae Jung , Joongchan Shin , Taehyun An , Moonyoung Jeong , Sangyeon Han
CPC classification number: H10B12/30 , H01L29/0847 , H10B12/03 , H10B12/05
Abstract: A semiconductor memory device includes: a bit line extending on a substrate in a vertical direction; a transistor body part including a first source-drain region, a monocrystalline channel layer, and a second source-drain region that are sequentially arranged in a first horizontal direction and connected to the bit line; gate electrode layers extending in a second horizontal direction that is orthogonal to the first horizontal direction, with a gate dielectric layer between the gate electrode layers and the monocrystalline channel layer, and covering upper and lower surfaces of the monocrystalline channel layer; and a cell capacitor including a lower electrode layer, a capacitor dielectric layer, and an upper electrode layer at a side of the transistor body that is opposite to the bit line in the first horizontal direction and is connected to the second source-drain region.
-
公开(公告)号:US11291076B2
公开(公告)日:2022-03-29
申请号:US16965757
申请日:2019-01-29
Applicant: Samsung Electronics Co., Ltd.
Inventor: Youngsung Kho , Moonyoung Jeong , Jaehyun Hwang , Joonseo Lee , Kyuho Han
Abstract: Provided is a method of establishing a session for communication with a local network in a wireless communication system, the method including obtaining a request for using an integrated mode in which a user plane entity of a base station uses an integrated user plane entity that performs an operation of a user plane function (UPF) together, when a session between a local network and a user equipment (UE) is established, determining based on user information of the UE whether to accept use of an integrated mode, selecting the integrated user plane entity as a user plane entity in which the session is to be established, based on a result of the determining, and transmitting a session establishment request to the selected integrated user plane entity.
-
公开(公告)号:US10886375B2
公开(公告)日:2021-01-05
申请号:US16288910
申请日:2019-02-28
Applicant: Samsung Electronics Co., Ltd.
Inventor: Dongjin Lee , Junsoo Kim , Moonyoung Jeong , Satoru Yamada , Dongsoo Woo , Jiyoung Kim
IPC: H01L29/40 , H01L29/423 , H01L27/108 , H01L21/84 , H01L29/775 , H01L29/786 , H01L27/12 , H01L29/66 , B82Y10/00 , H01L27/088
Abstract: A semiconductor device may include a device isolation region configured to define an active region in a substrate, an active gate structure disposed in the active region, and a field gate structure disposed in the device isolation region. The field gate structure may include a gate conductive layer. The active gate structure may include an upper active gate structure including a gate conductive layer and a lower active gate structure formed under the upper active gate structure and vertically spaced apart from the upper active gate structure. The lower active gate structure may include a gate conductive layer. A top surface of the gate conductive layer of the field gate structure is located at a lower level than a bottom surface of the gate conductive layer of the upper active gate structure.
-
公开(公告)号:US20170084615A1
公开(公告)日:2017-03-23
申请号:US15204805
申请日:2016-07-07
Applicant: Samsung Electronics Co., Ltd.
Inventor: Dongjin Lee , Ji-Eun Lee , Kyoung-Ho Jung , Satoru Yamada , Moonyoung Jeong
IPC: H01L27/108 , H01L21/3215 , H01L29/49 , H01L21/28 , H01L29/40 , H01L29/423
CPC classification number: H01L27/10876 , H01L21/28088 , H01L21/3215 , H01L27/10814 , H01L27/10823 , H01L27/10855 , H01L29/4966 , H01L29/513 , H01L29/517 , H01L29/518
Abstract: Provided are a semiconductor device having a gate and a method of forming the same. The method includes forming a gate dielectric, forming a first conductive material layer on the gate dielectric, forming a source material layer on the first conductive material layer, and diffusing a first element included in the source material layer into the first conductive material layer by performing a thermal treatment process to form a doped material layer.
-
公开(公告)号:US20240357801A1
公开(公告)日:2024-10-24
申请号:US18530342
申请日:2023-12-06
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Hanjin Lim , Jinwoo Han , Kiseok Lee , Keunnam Kim , Seokhan Park , Moonyoung Jeong
CPC classification number: H10B12/482 , H01L29/40111 , H01L29/516 , H10B12/315 , H10B12/488 , H10B12/50
Abstract: A semiconductor memory device includes a bit line extending in a first direction, an active pattern on the bit line, the active pattern including first and second vertical portions facing each other in the first direction and a horizontal portion connecting the first and second vertical portions, first and second word lines on the horizontal portion between the first and second vertical portions, the first and second word lines extending in a second direction crossing the first direction, a gate insulating pattern between the first and second word lines and the active pattern, and a capacitor connected to each of the first and second vertical portions, the capacitor including a first electrode pattern connected to one of the first and second vertical portions, a second electrode pattern on the first electrode pattern, and a ferroelectric pattern between the first electrode pattern and the second electrode pattern.
-
10.
公开(公告)号:US11463930B2
公开(公告)日:2022-10-04
申请号:US16978648
申请日:2019-03-06
Applicant: Samsung Electronics Co., Ltd.
Inventor: Youngsung Kho , Jaehyun Hwang , Joonseo Lee , Moonyoung Jeong , Kyuho Han
Abstract: The present disclosure relates to a pre-5th-Generation (5G) or 5G communication system to be provided for supporting higher data rates beyond 4th-Generation (4G) communication system such as long-term evolution (LTE). Disclosed is radio access technology (RAT) switching in a wireless communication system, and an operating method of a server for managing a session comprises the steps of: receiving information related to a determination on the switching of a RAT; determining, on the basis of the information, whether the RAT for providing a service to a terminal is switched from a first RAT to a second RAT; and transmitting, to an object for processing a user plan, a message indicating that a data route of the terminal will be switched from the first RAT to the second RAT.
-
-
-
-
-
-
-
-
-