-
1.
公开(公告)号:US20210280492A1
公开(公告)日:2021-09-09
申请号:US17318887
申请日:2021-05-12
Applicant: Intel Corporation
Inventor: Shawna Liff , Adel Elsherbini , Johanna Swan , Jimin Yao , Veronica Strong
IPC: H01L23/373 , H01L21/768 , H01L25/065 , H01L23/48
Abstract: A heat spreading material is integrated into a composite die structure including a first IC die having a first dielectric material and a first electrical interconnect structure, and a second IC die having a second dielectric material and a second electrical interconnect structure. The composite die structure may include a composite electrical interconnect structure comprising the first interconnect structure in direct contact with the second interconnect structure at a bond interface. The heat spreading material may be within at least a portion of a dielectric area through which the bond interface extends. The heat spreading material may be located within one or more dielectric materials surrounding the composite interconnect structure, and direct a flow of heat generated by one or more of the first and second IC dies.
-
公开(公告)号:US20190189567A1
公开(公告)日:2019-06-20
申请号:US15845990
申请日:2017-12-18
Applicant: Intel Corporation
Inventor: Jimin Yao , Kyle Yazzie , Shawna M. Liff
CPC classification number: H01L23/562 , B29C70/68 , B29K2063/00 , B29L2031/3481 , H01L21/486 , H01L23/145 , H01L23/49827 , H01L23/49838 , H05K3/108
Abstract: An apparatus, comprising an Integrated Circuit (IC) package comprising a dielectric, the IC package has a first surface and an opposing second-surface, wherein the first surface is separated from the second surface by a thickness of the IC package, wherein sidewalls extend along a perimeter and through the thickness between the first surface and the second surface, and a structure comprising a frame that extends at least partially along the perimeter of the IC package, wherein the structure extends at least through the thickness of the IC package and inwardly from the sidewalls of the IC package.
-
公开(公告)号:US11929295B2
公开(公告)日:2024-03-12
申请号:US17677843
申请日:2022-02-22
Applicant: Intel Corporation
Inventor: Eng Huat Goh , Jiun Hann Sir , Min Suet Lim , Richard C. Stamey , Chu Aun Lim , Jimin Yao
IPC: H01L23/31 , H01L23/00 , H01L23/528 , H01L23/538
CPC classification number: H01L23/3121 , H01L23/5283 , H01L23/5389 , H01L24/10 , H01L24/82 , H01L2924/01029 , H01L2924/1811
Abstract: A semiconductor package is disclosed, which comprises a substrate, one or more dies on a first side of the substrate, and a plurality of interconnect structures having a first pitch and coupled to a second side of the substrate. The interconnect structures may attach the substrate to a board. The substrate may include a first interconnect layer having a second pitch. The first interconnect layer may be coupled to the one or more dies through second one or more interconnect layers. Third one or more interconnect layers between the first interconnect layer and the interconnect structures may translate the first pitch to the second pitch. The substrate may include a recess on a section of the second side of the substrate. The semiconductor package may further include one or more components within the recess and attached to the second side of the substrate.
-
公开(公告)号:US20240063544A1
公开(公告)日:2024-02-22
申请号:US18498411
申请日:2023-10-31
Applicant: Intel Corporation
Inventor: Jimin Yao , Robert L. Sankman , Shawna M. Liff , Sri Chaitra Jyotsna Chavali , William J. Lambert , Zhichao Zhang
IPC: H01Q9/04 , H01L21/48 , H01L21/56 , H01L23/498 , H01L23/66
CPC classification number: H01Q9/0414 , H01L21/4853 , H01L21/4857 , H01L21/563 , H01L23/49816 , H01L23/49822 , H01L23/49838 , H01L23/66 , H01L2223/6616 , H01L2223/6677
Abstract: In accordance with disclosed embodiments, there is an antenna package using a ball attach array to connect an antenna and base substrates of the package. One example is an RF module package including an RF antenna package having a stack material in between a top and a bottom antenna layer to form multiple antenna plane surfaces, a base package having alternating patterned conductive and dielectric layers to form routing through the base package, and a bond between a bottom surface of the antenna package and to a top surface of the base package.
-
公开(公告)号:US20240063178A1
公开(公告)日:2024-02-22
申请号:US17821001
申请日:2022-08-19
Applicant: Intel Corporation
Inventor: Jimin Yao , Adel A. Elsherbini , Xavier Francois Brun , Kimin Jun , Shawna M. Liff , Johanna M. Swan , Yi Shi , Tushar Talukdar , Feras Eid , Mohammad Enamul Kabir , Omkar G. Karhade , Bhaskar Jyoti Krishnatreya
IPC: H01L25/065 , H01L23/31 , H01L23/00
CPC classification number: H01L25/0652 , H01L23/3107 , H01L24/16 , H01L24/08 , H01L2225/06548 , H01L2224/16227 , H01L2224/08145 , H01L2224/13116 , H01L2224/13111 , H01L2224/13113 , H01L2224/13139 , H01L2224/13147 , H01L2224/13155 , H01L2224/13109 , H01L2224/13118 , H01L24/13 , H01L2224/05611 , H01L2224/05644 , H01L2224/05639 , H01L2224/05647 , H01L2224/05613 , H01L2224/05609 , H01L2224/05605 , H01L24/05
Abstract: Microelectronic assemblies, related devices and methods, are disclosed herein. In some embodiments, a microelectronic assembly may include a first die and a through-dielectric via (TDV) surrounded by a dielectric material in a first layer, where the TDV has a greater width at a first surface and a smaller width at an opposing second surface of the first layer; a second die, surrounded by the dielectric material, in a second layer on the first layer, where the first die is coupled to the second die by interconnects having a pitch of less than 10 microns, and the dielectric material around the second die has an interface seam extending from a second surface of the second layer towards an opposing first surface of the second layer with an angle of less than 90 degrees relative to the second surface; and a substrate on and coupled to the second layer.
-
公开(公告)号:US11183477B2
公开(公告)日:2021-11-23
申请号:US16584522
申请日:2019-09-26
Applicant: Intel Corporation
Inventor: Shawna Liff , Adel Elsherbini , Johanna Swan , Nagatoshi Tsunoda , Jimin Yao
IPC: H01L23/498 , H01L23/00 , H01L21/48
Abstract: Embodiments include a mixed hybrid bonding structure comprising a composite dielectric layer, where the composite dielectric layer comprises an organic dielectric material having a plurality of inorganic filler material. One or more conductive substrate interconnect structures are within the composite dielectric layer. A die is on the composite dielectric layer, the die having one or more conductive die interconnect structures within a die dielectric material. The one or more conductive die interconnect structures are directly bonded to the one or more conductive substrate interconnect structures, and the inorganic filler material of the composite dielectric layer is bonded to the die dielectric material.
-
公开(公告)号:US10672625B2
公开(公告)日:2020-06-02
申请号:US16083611
申请日:2016-04-01
Applicant: Intel Corporation
Inventor: Sergio A. Chan Arguedas , Joshua D. Heppner , Jimin Yao
Abstract: Electronic device package technology is disclosed. In one example, an electronic device package can include a substrate having a recess, an electronic component disposed in the recess and electrically coupled to the substrate, and an underfill material disposed in the recess between the electronic component and the substrate. Associated systems and methods are also disclosed.
-
公开(公告)号:US10297567B2
公开(公告)日:2019-05-21
申请号:US14974823
申请日:2015-12-18
Applicant: Intel Corporation
Inventor: Donglai David Lu , Jimin Yao , Amrita Mallik , George S. Kostiew , Shawna M. Liff
IPC: H01L23/00
Abstract: Described herein are devices and techniques for thermocompression bonding. A device can include a housing, a platform, and a plasma jet. The housing can define a chamber. The platform can be located within the chamber and can be proximate a thermocompression chip bonder. The plasma jet can be located proximate the platform. The plasma jet can be movable about the platform. The plasma jet can include a nozzle arranged to direct a plasma gas onto the platform. Also described are other embodiments for thermocompression bonding.
-
公开(公告)号:US20180068969A1
公开(公告)日:2018-03-08
申请号:US15812754
申请日:2017-11-14
Applicant: Intel Corporation
Inventor: Eric J. Li , Jimin Yao , Shawna M. Liff
IPC: H01L23/00
CPC classification number: H01L24/14 , H01L21/4853 , H01L23/49816 , H01L24/11 , H01L2224/11003 , H01L2224/1403 , H01L2224/14132 , H01L2924/01029 , H01L2924/01047 , H01L2924/0105 , H01L2924/0133
Abstract: BGA packages with a spatially varied ball height, molds and techniques to form such packages. A template or mold with cavities may be pre-fabricated to hold solder paste material applied to the mold, for example with a solder paste printing process. The depth and/or diameter of the cavities may be predetermined as a function of spatial position within the mold working surface area. Mold cavity dimensions may be specified corresponding to package position to account for one or more pre-existing or expected spatial variations in the package, such as a package-level warpage measurement. Any number of different ball heights may be provided. The molds may be employed in a standardize process that need not be modified with each change in the mold.
-
公开(公告)号:US09842818B2
公开(公告)日:2017-12-12
申请号:US15083089
申请日:2016-03-28
Applicant: Intel Corporation
Inventor: Eric J. Li , Jimin Yao , Shawna M. Liff
CPC classification number: H01L24/14 , H01L21/4853 , H01L23/49816 , H01L24/11 , H01L2224/11003 , H01L2224/1403 , H01L2224/14132 , H01L2924/01029 , H01L2924/01047 , H01L2924/0105 , H01L2924/0133
Abstract: BGA packages with a spatially varied ball height, molds and techniques to form such packages. A template or mold with cavities may be pre-fabricated to hold solder paste material applied to the mold, for example with a solder paste printing process. The depth and/or diameter of the cavities may be predetermined as a function of spatial position within the mold working surface area. Mold cavity dimensions may be specified corresponding to package position to account for one or more pre-existing or expected spatial variations in the package, such as a package-level warpage measurement. Any number of different ball heights may be provided. The molds may be employed in a standardize process that need not be modified with each change in the mold.
-
-
-
-
-
-
-
-
-