知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

13 records (took 0.016 seconds)

    Method and a system for calibrating a phase nonlinearity of a digital-to-time converter
    1.
    发明授权
    Method and a system for calibrating a phase nonlinearity of a digital-to-time converter 有权

    公开(公告)号：US11245403B2

    公开(公告)日：2022-02-08

    申请号：US16618427

    申请日：2017-07-17

    Applicant: INTEL IP CORPORATION

    Inventor： Sebastian Sievert ,  Ofir Degani ,  Ashoke Ravi

    IPC: H03M1/10 ,  H03L7/085 ,  G04F10/00

    Abstract: A method for calibrating a phase nonlinearity of a digital-to-time converter is provided. The method includes generating, based on a control word, a reference signal using a phase-locked loop. A frequency of the reference signal is equal to a frequency of an output signal of the digital-to-time converter. Further, the method includes measuring a temporal order of a transition of the output signal from a first signal level to a second signal level, and a transition of the reference signal from the first signal level to the second signal level. The method additionally includes adjusting a first entry of a look-up table based on the measured temporal order.

    Apparatus and a method for generating a radio frequency signal
    2.
    发明授权
    Apparatus and a method for generating a radio frequency signal 有权

    公开(公告)号：US10516563B2

    公开(公告)日：2019-12-24

    申请号：US15753551

    申请日：2015-09-25

    Applicant: Intel IP Corporation

    Inventor： Sebastian Sievert ,  Ofir Degani ,  Ashoke Ravi ,  Rotem Banin

    IPC: H04L27/36 ,  H03C3/40 ,  H03M1/66

    Abstract: An apparatus for generating a radio frequency signal based on a symbol within a constellation diagram is provided. The constellation diagram is spanned by a first axis representing an in-phase component and an orthogonal second axis representing a quadrature component. The apparatus includes a processing unit configured to select a segment of a plurality of segments of the constellation diagram containing the symbol. The segment is delimited by a third axis and a fourth axis each crossing the origin of the constellation diagram and spanning an opening angle of the segment of less than about 90°. The processing unit is further configured to calculate a first coordinate of the symbol with respect to the third axis, and a second coordinate of the symbol with respect to the fourth axis. The apparatus further includes a plurality of digital-to-analog converter cells configured to generate the radio frequency signal using the first coordinate and the second coordinate.

    System for digitally controlled edge interpolator linearization
    4.
    发明授权
    System for digitally controlled edge interpolator linearization 有权
    数字控制边缘插值器线性化系统

    公开(公告)号：US09407245B2

    公开(公告)日：2016-08-02

    申请号：US14318857

    申请日：2014-06-30

    Applicant: Intel IP Corporation

    Inventor： Sebastian Sievert ,  Assaf Ben-Bassat ,  Ofir Degani ,  Rotem Banin

    IPC: H03K3/027 ,  H03L7/06 ,  H03K5/1252 ,  H03L7/099 ,  H03L7/081

    CPC classification number: H03K5/1252 ,  H03K5/135 ,  H03L7/081 ,  H03L7/0814 ,  H03L7/0995 ,  H03L7/0998

    Abstract: This application discusses, among other things, an interpolator architecture for digital-to-time converters (DTCs). In an example, an interpolator can include interpolation cells and retention cells configured provide an interpolated output based on at least two offset clock signals. In certain examples, an example interpolator can provide contention free control of the interpolator output with improved noise immunity.

    Abstract translation: 此应用程序除了其他内容之外还讨论了数字时间转换器（DTC）的内插器架构。 在一个示例中，内插器可以包括内插单元和配置的保持单元基于至少两个偏移时钟信号提供内插输出。 在某些示例中，示例性内插器可以提供具有改进的抗噪声能力的内插器输出的无竞争力控制。

    Apparatus and method for interpolating between a first and a second signal
    5.
    发明授权
    Apparatus and method for interpolating between a first and a second signal 有权

    公开(公告)号：US10707848B2

    公开(公告)日：2020-07-07

    申请号：US16474560

    申请日：2017-03-31

    Applicant: Intel IP Corporation

    Inventor： Georgios Palaskas ,  Sebastian Sievert

    IPC: H03K5/13 ,  G04F10/06 ,  H03K5/00 ,  H04W84/04

    Abstract: An apparatus for interpolating between a first and a second signal is provided. The apparatus includes a plurality of interpolation cells coupled to a common node of the apparatus. Further, the apparatus includes a control circuit configured to supply, based on a control word, respective selection signals to each of the plurality of interpolation cells. At least one of the plurality of interpolation cells is configured to couple the common node to a first potential if the first signal and the second signal are both at a first signal level, couple the common node to a second potential, which is different from the first potential, if the first signal and the second signal are both at a second signal level, which is different from the first signal level, and to decouple the common node from at least one of the first potential and the second potential if the first signal and the second signal are at different signal levels. Additionally, the at least one of the plurality of interpolation cells is configured to switch, based on a state indicated by the respective selection signal, to coupling the common node to the second potential in response to a transition of either the leading one or the trailing one of the first signal and the second signal from the first signal level to the second signal level.

    AN APPARATUS AND A METHOD FOR GENERATING A RADIO FREQUENCY SIGNAL
    9.
    发明申请
    AN APPARATUS AND A METHOD FOR GENERATING A RADIO FREQUENCY SIGNAL 审中-公开

    公开(公告)号：US20180262383A1

    公开(公告)日：2018-09-13

    申请号：US15753551

    申请日：2015-09-25

    Applicant: Intel IP Corporation

    Inventor： Sebastian Sievert ,  Ofir Degani ,  Ashoke Ravi ,  Rotem Banin

    IPC: H04L27/36 ,  H03C3/40 ,  H03M1/66

    Abstract: An apparatus for generating a radio frequency signal based on a symbol within a constellation diagram is provided. The constellation diagram is spanned by a first axis representing an in-phase component and an orthogonal second axis representing a quadrature component. The apparatus includes a processing unit configured to select a segment of a plurality of segments of the constellation diagram containing the symbol. The segment is delimited by a third axis and a fourth axis each crossing the origin of the constellation diagram and spanning an opening angle of the segment of less than about 90°. The processing unit is further configured to calculate a first coordinate of the symbol with respect to the third axis, and a second coordinate of the symbol with respect to the fourth axis. The apparatus further includes a plurality of digital-to-analog converter cells configured to generate the radio frequency signal using the first coordinate and the second coordinate.

Patent Agency Ranking