知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

40 records (took 0.02 seconds)

    CHIP SCALE PACKAGE STRUCTURE AND METHOD OF FORMING THE SAME
    31.
    发明申请
    CHIP SCALE PACKAGE STRUCTURE AND METHOD OF FORMING THE SAME 有权

    公开(公告)号：US20230073399A1

    公开(公告)日：2023-03-09

    申请号：US17989498

    申请日：2022-11-17

    Applicant: MediaTek Inc.

    Inventor： Yen-Yao Chi ,  Nai-Wei Liu ,  Ta-Jen Yu ,  Tzu-Hung Lin ,  Wen-Sung Hsu ,  Shih-Chin Lin

    IPC: H01L23/31 ,  H01L23/00 ,  H01L21/56 ,  H01L23/29

    Abstract: A semiconductor package structure includes a semiconductor die, a redistribution layer (RDL) structure, a protective insulating layer, and a conductive structure. The semiconductor die has a first surface, a second surface opposite the first surface, and a third surface adjoined between the first surface and the second surface. The RDL structure is on the first surface of the semiconductor die and is electrically coupled to the semiconductor die. The protective insulating layer covers the RDL structure, the second surface and the third surface of the semiconductor die. The conductive structure passes through the protective insulating layer and is electrically coupled to the RDL structure.

    GRAPHICS FUSION TECHNOLOGY SCENE DETECTION AND RESOLUTION CONTROLLER
    32.
    发明申请
    GRAPHICS FUSION TECHNOLOGY SCENE DETECTION AND RESOLUTION CONTROLLER 有权

    公开(公告)号：US20230025347A1

    公开(公告)日：2023-01-26

    申请号：US17849473

    申请日：2022-06-24

    Applicant: MediaTek Inc.

    Inventor： Jen-Jung Cheng ,  Shih-Chin Lin ,  Du-Xiu Li ,  Ying-Chieh Chen ,  Kun-Han Huang

    IPC: G06T7/00 ,  G06T3/40 ,  G06V10/74

    Abstract: Disclosed are embodiments of a graphics scene detection technique that provides an adaptive scale factor dependent on an image quality, such that certain images may be downscaled prior to being displayed to preserve system resources without significantly affecting image quality for a user. The inventors recognized and appreciated that certain images may be presented at a lower resolution to a user without being perceived as lower image quality. Some aspects provide a scene detection module that determines a quality score from a graphic command output for an image. Depending on the quality score, the scene detection module may output a quality-aware scale factor that can be applied to reduce pixel resolution of an image before displaying the image to a user. Resultingly, the computing device may be improved by saving system resources including memory bandwidth, processing power for other apps or instances, without negatively affecting visual perception of the scene.

    Structure and formation method of chip package structure
    33.
    发明授权
    Structure and formation method of chip package structure 有权

    公开(公告)号：US10354974B2

    公开(公告)日：2019-07-16

    申请号：US14736684

    申请日：2015-06-11

    Applicant: MediaTek Inc.

    Inventor： Wen-Sung Hsu ,  Shih-Chin Lin ,  Andrew C. Chang ,  Tao Cheng

    IPC: H01L25/065 ,  H01L23/498 ,  H01L23/528 ,  H01L23/31 ,  H01L23/538 ,  H01L23/00 ,  H01L25/10 ,  H01L25/00

    Abstract: A chip package structure and a method for forming a chip package are provided. The chip package structure includes a first package which includes at least a semiconductor die, a dielectric structure surrounding the semiconductor die, and a plurality of conductive structures penetrating through the dielectric structure and surrounding the semiconductor die. The package structure also includes an interposer substrate over the first package and a plurality of conductive features in or over the interposer substrate. The package structure further includes a second package over the interposer substrate, and the first package electrically couples the second package through the conductive structures and the conductive features.

    FRAME DIFFERENCE GENERATION HARDWARE IN A GRAPHICS SYSTEM
    35.
    发明申请
    FRAME DIFFERENCE GENERATION HARDWARE IN A GRAPHICS SYSTEM 审中-公开

    公开(公告)号：US20180174359A1

    公开(公告)日：2018-06-21

    申请号：US15379529

    申请日：2016-12-15

    Applicant: MediaTek Inc.

    Inventor： Ying-Chieh Chen ,  Shih-Chin Lin ,  Chih-Yu Chang

    IPC: G06T17/20 ,  G06T15/00 ,  G06T1/60

    CPC classification number: G06T1/60 ,  G06T11/40 ,  G06T15/005 ,  G06T2210/08 ,  H04N19/00 ,  H04N19/436 ,  H04N19/587

    Abstract: A graphics system provides frame difference generator hardware for dynamically adjusting a frame rate. The graphics system includes a graphics processing unit (GPU), which generates frames containing tiles of graphics data. The frame difference generator hardware receives the graphics data of a tile of a current frame from the GPU, in parallel with a frame buffer that also receives the graphics data. The frame difference generator hardware computes a difference value between a first value computed from the graphics data and a second value representing a corresponding tile of a previous frame, and accumulates difference values computed from multiple tiles of the current frame and the previous frame to obtain an accumulated value. The accumulated value is reported to software executed by the graphics system for determination of an adjustment to the frame rate.

Patent Agency Ranking