-
1.
公开(公告)号:US20230247836A1
公开(公告)日:2023-08-03
申请号:US18154982
申请日:2023-01-16
Applicant: Samsung Electronics Co., Ltd.
Inventor: Sangmin KANG , Bio KIM , Hyung Joon KIM , Kyungwook PARK
Abstract: Disclosed are 3D semiconductor memory devices and electronic systems including the same. The 3D semiconductor memory device comprises a stack structure including interlayer dielectric layers and gate electrodes that are alternately and repeatedly stacked on a substrate, vertical channel structures in vertical channel holes that penetrate the stack structure and each including a charge storage layer, a tunneling dielectric layer, and a vertical semiconductor pattern that are sequentially cover an inner sidewall of each of the vertical channel holes, and a diffusion stop layer between the gate electrodes and the charge storage layer. The diffusion stop layer includes a dielectric material having a dielectric constant of greater than about 0 and less than about 5.
-
公开(公告)号:US20220262814A1
公开(公告)日:2022-08-18
申请号:US17738516
申请日:2022-05-06
Applicant: Samsung Electronics Co., Ltd.
Inventor: Yong-Hoon SON , Hyung Joon KIM , Hyun Jung LEE
IPC: H01L27/11565 , H01L27/108
Abstract: Disclosed are semiconductor memory devices and methods of fabricating the same. The semiconductor memory device comprises a first semiconductor pattern that is on a substrate and that includes a first end and a second end that face each other, a first conductive line that is adjacent to a lateral surface of the first semiconductor pattern between the first and second ends and that is perpendicular to a top surface of the substrate, a second conductive line that is in contact with the first end of the first semiconductor pattern, is spaced part from the first conductive line, and is parallel to the top surface of the substrate, and a data storage pattern in contact with the second end of the first semiconductor pattern. The first conductive line has a protrusion that protrudes adjacent to the lateral surface of the first semiconductor pattern.
-
3.
公开(公告)号:US20240222275A1
公开(公告)日:2024-07-04
申请号:US18363000
申请日:2023-08-01
Applicant: Samsung Electronics Co., Ltd.
Inventor: Sangsoo LEE , Hyung Joon KIM , Eunhyun KIM
IPC: H01L23/528 , H01L23/522 , H01L25/065 , H10B41/10 , H10B41/27 , H10B41/35 , H10B41/40 , H10B43/10 , H10B43/27 , H10B43/35 , H10B43/40 , H10B80/00
CPC classification number: H01L23/5283 , H01L23/5226 , H01L25/0652 , H10B41/10 , H10B41/27 , H10B41/35 , H10B41/40 , H10B43/10 , H10B43/27 , H10B43/35 , H10B43/40 , H10B80/00 , H01L2225/06506
Abstract: Non-volatile memory devices, methods for fabricating the same, and/or electronic systems including the same may be provided. A non-volatile memory device may include a substrate, a gate electrode layer, an electrode pad, a channel structure, a vertical through contact, and a separation insulation pattern.
-
公开(公告)号:US20220093642A1
公开(公告)日:2022-03-24
申请号:US17540688
申请日:2021-12-02
Applicant: Samsung Electronics Co., Ltd.
Inventor: Eun Yeoung CHOI , Hyung Joon KIM , Su Hyeong LEE , Yong Seok CHO
IPC: H01L27/11582 , H01L27/11556
Abstract: A semiconductor device includes a plurality of first gate electrodes sequentially stacked on a substrate, a second gate electrode on the plurality of first gate electrodes, a first channel structure extending through the plurality of first gate electrodes and a portion of the second gate electrode, a buried insulation pattern on a sidewall of the first channel structure, of which an upper surface is at a higher level than a top end of the first channel structure, a second channel structure extending through a remainder of the second gate electrode, the second channel structure connected to the first channel structure, and a buried conductive pattern on a sidewall of the second channel structure.
-
公开(公告)号:US20180331119A1
公开(公告)日:2018-11-15
申请号:US16027667
申请日:2018-07-05
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Jung Ho KIM , BiO KIM , Hyung Joon KIM , Young Seon SON , Su Jin SHIN , Jae Young AHN , Ju Mi YUN , HanMei CHOI
IPC: H01L27/11582 , H01L29/792 , H01L21/28 , H01L27/11568 , H01L27/11565
CPC classification number: H01L27/11582 , H01L27/11565 , H01L27/11568 , H01L29/40117 , H01L29/7926
Abstract: A semiconductor device includes gate electrodes vertically stacked on a substrate, and channel holes passing through the gate electrodes to extend perpendicularly to the substrate and including a gate dielectric layer and a channel area. The gate dielectric layer may be formed of a plurality of layers, and at least one layer among the plurality of layers may have different thicknesses in different locations.
-
公开(公告)号:US20180315621A1
公开(公告)日:2018-11-01
申请号:US15791795
申请日:2017-10-24
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Yong Seok CHO , Hyung Joon KIM , Jung Ho KIM , Joong Yun RA , Bi O KIM , Jae Young AHN , Ki Yong OH , Sung Hae LEE
IPC: H01L21/56 , H01L21/8239 , H01L21/768 , H01L21/28 , H01L21/8234
CPC classification number: H01L21/565 , H01L21/28088 , H01L21/76831 , H01L21/76877 , H01L21/823437 , H01L21/823475 , H01L21/823481 , H01L21/8239 , H01L27/10876 , H01L27/11582 , H01L29/40117
Abstract: A method for fabricating a semiconductor device, the method including forming a mold structure on a substrate such that the mold structure includes alternately and repeatedly stacked interlayer insulating films and sacrificial films; forming a channel hole passing through the mold structure; forming a vertical channel structure within the channel hole; exposing a surface of the interlayer insulating films by removing the sacrificial films; forming an aluminum oxide film along a surface of the interlayer insulating films; forming a continuous film on the aluminum oxide film; and nitriding the continuous film to form a TiN film.
-
公开(公告)号:US20230052762A1
公开(公告)日:2023-02-16
申请号:US17697423
申请日:2022-03-17
Applicant: Samsung Electronics Co., Ltd.
Inventor: Teawon KIM , Hyung Joon KIM , Yong-Suk TAK , Yurim KIM , Kongsoo LEE
IPC: H01L29/786 , H01L27/12 , H01L29/423
Abstract: Disclosed is a semiconductor device comprising an oxide semiconductor layer on a substrate and including a first part and a pair of second parts that are spaced apart from each other across the first part, a gate electrode on the first part of the oxide semiconductor layer, and a pair of electrodes on corresponding second parts of the oxide semiconductor layer. A first thickness of the first part of the oxide semiconductor layer is less than a second thickness of each second part of the oxide semiconductor layer. A number of oxygen vacancies in the first part of the oxide semiconductor layer is less than a number of oxygen vacancies in each second part of the oxide semiconductor layer.
-
公开(公告)号:US20180054557A1
公开(公告)日:2018-02-22
申请号:US15653677
申请日:2017-07-19
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Ji Won KIM , Hyung Joon KIM , Surng Kyo OH , Cheul Hee HAHM , Weon Seok HEO , Ji Hyun BAE , Hae Kwang LEE , Dong Ryun SEOK
IPC: H04N5/232 , H04N21/4363 , H04N1/00
Abstract: A display device includes a first communication unit connected to one or more peripheral devices, a second communication unit that communicates with a remote controller, and a processor. If the processor is initialized in response to a power-on instruction through the second communication unit, the processor verifies whether a first peripheral device, which is selected as a source device that provides at least one source of video and audio signals, among the one or more peripheral devices is powered on within a first threshold time. If the first peripheral device is not powered on within the first threshold time, the processor transmits a power-on request for allowing the remote controller to power on the first peripheral device, to the remote controller through the second communication unit.
-
公开(公告)号:US20220028889A1
公开(公告)日:2022-01-27
申请号:US17495614
申请日:2021-10-06
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Eun Yeoung CHOI , Hyung Joon KIM , Su Hyeong LEE , Jung Geun JEE
IPC: H01L27/11582 , H01L29/10 , H01L29/16 , H01L21/768 , H01L21/02 , H01L21/28
Abstract: A vertical-type memory device includes a plurality of gate electrodes stacked on a substrate; and a vertical channel structure penetrating through the plurality of gate electrodes in a first direction, perpendicular to an upper surface of the substrate. The vertical channel structure includes a channel extending in the first direction, a first filling film that partially fills an internal space of the channel, a first liner on at least a portion of an upper surface of the first filling film and an upper internal side wall of the channel extending beyond the first filling film away from the substrate. The first liner includes n-type impurities. The vertical channel structure includes a second filling film on at least a portion of the first liner, and a pad on the second filling film and in contact with the first liner.
-
公开(公告)号:US20200350332A1
公开(公告)日:2020-11-05
申请号:US16930711
申请日:2020-07-16
Applicant: Samsung Electronics Co., Ltd.
Inventor: Eunyeoung CHOI , Hyung Joon KIM , Bio KIM , Yujin KIM , Junggeun JEE
IPC: H01L27/11582 , H01L23/532 , H01L27/1157
Abstract: A semiconductor device includes a lower stack structure on a substrate, an upper stack structure on the lower stack structure, and a channel structure in a channel hole formed through the upper stack structure and the lower stack structure. The channel hole includes a lower channel hole in the lower stack structure, an upper channel hole in the upper stack structure, and a partial extension portion adjacent to an interface between the lower stack structure and the upper stack structure. The partial extension portion is in fluid communication with the lower channel hole and the upper channel hole. A lateral width of the partial extension portion may be greater than a lateral width of the upper channel hole adjacent to the partial extension portion and greater than a lateral width of the upper channel hole adjacent to the partial extension portion.
-
-
-
-
-
-
-
-
-