Systems and methods for conditional positive feedback data decoding
    8.
    发明授权
    Systems and methods for conditional positive feedback data decoding 有权
    条件正反馈数据解码的系统和方法

    公开(公告)号:US09019647B2

    公开(公告)日:2015-04-28

    申请号:US13596947

    申请日:2012-08-28

    摘要: The present inventions are related to systems and methods for information data processing included selective decoder message determination. In one example, a data processing system is disclosed that includes a data decoder circuit operable to apply a conditional data decoding algorithm to a data set to yield a decoded output. The conditional decoding algorithm is operable to calculate node messages using an approach selected from a group consisting of: a first message determination mechanism, and a second message determination mechanism; where one of the first message determination mechanism and the second message determination mechanism is selected based upon a condition that includes a global iteration count applied to the data set.

    摘要翻译: 本发明涉及包括选择性解码器消息确定的信息数据处理的系统和方法。 在一个示例中,公开了一种数据处理系统,其包括数据解码器电路,其可操作以将条件数据解码算法应用于数据集以产生解码输出。 条件解码算法可操作以使用从由以下组成的组中选择的方法来计算节点消息:第一消息确定机制和第二消息确定机制; 其中基于包括应用于数据集的全局迭代计数的条件来选择第一消息确定机制和第二消息确定机制中的一个。

    Systems and methods for idle clock insertion based power control
    9.
    发明授权
    Systems and methods for idle clock insertion based power control 有权
    基于空闲时钟插入的功率控制系统和方法

    公开(公告)号:US08972761B2

    公开(公告)日:2015-03-03

    申请号:US13364217

    申请日:2012-02-01

    IPC分类号: G06F1/32

    摘要: The present inventions are related to systems and methods for data processing, and more particularly to systems and methods for power governance in a data processing system. In one particular case, a system is disclosed that includes a first data processing circuit operable to apply a data detection algorithm to a data input synchronous to a first clock, and a second data processing circuit operable to apply a subsequent data processing algorithm to an output derived from the first data processing circuit synchronous to a second clock, and an idle time enforcement circuit operable to modify an average frequency of at least one of the first clock and the second clock.

    摘要翻译: 本发明涉及用于数据处理的系统和方法,更具体地涉及用于数据处理系统中的功率治理的系统和方法。 在一个具体情况下,公开了一种系统,其包括可操作以将数据检测算法应用于与第一时钟同步的数据输入的第一数据处理电路,以及可操作以将后续数据处理算法应用于输出的第二数据处理电路 来自与第二时钟同步的第一数据处理电路,以及空闲时间执行电路,其可操作以修改第一时钟和第二时钟中的至少一个的平均频率。