-
公开(公告)号:US12224855B2
公开(公告)日:2025-02-11
申请号:US18354580
申请日:2023-07-18
Applicant: MAXLINEAR, INC.
Inventor: Youzhe Fan
Abstract: A receiver may include a first filter configured to generate a first estimation of a symbol of a received signal and a second filter configured to generate a second estimation of the symbol of the received signal. The receiver may also include a decoder configured to decode the symbol using one of the first estimation and the second estimation and a decision circuit configured to select one of the first estimation and the second estimation to provide to the decoder for decoding of the symbol based on a comparison of the first estimation to an estimation threshold.
-
公开(公告)号:US12149389B2
公开(公告)日:2024-11-19
申请号:US18155999
申请日:2023-01-18
Applicant: Renesas Electronics America Inc.
Inventor: Tetsuo Sato , Jiang Chen , Qiu Sha
Abstract: Systems, devices, and methods for isolating digital signals are described. A carrier signal can be modulated using a first signal to generate a first modulated signal. The carrier signal and the first modulated signal can be transmitted through a forward path in an isolation barrier, where transmitting the carrier signal through the isolation barrier can transform the carrier signal into a delayed carrier signal. The first modulated signal can be demodulated to recover the first signal. The delayed carrier signal can be modulated using a second signal to generate a second modulated signal. The delayed carrier signal and the second modulated signal can be transmitted through a return path in the isolation barrier, where the return path and the forward path has opposite directions.
-
公开(公告)号:US12101103B2
公开(公告)日:2024-09-24
申请号:US18062036
申请日:2022-12-06
Applicant: Fujitsu Limited
Inventor: Toshihiro Shimizu
CPC classification number: H03M13/6516 , G06F11/10
Abstract: An information processing device coupled to a first switch among a plurality of switches and included in a plurality of information processing devices includes: a memory; and a processor coupled to the memory and configured to: store, in the memory, communication destination information based on a plurality of bit strings related to communication destinations of collective communication; and communicate with an information processing device connected to a second switch among the plurality of switches on a basis of the communication destination information. Some information processing devices that include the information processing device among the plurality of information processing devices participate in the collective communication, and the plurality of bit strings is selected from a bit string set related to the communication destinations of the plurality of information processing devices on a basis of the number of the some information processing devices.
-
公开(公告)号:US12068804B2
公开(公告)日:2024-08-20
申请号:US17457691
申请日:2021-12-06
Applicant: TENDYRON CORPORATION
Inventor: Dongsheng Li
CPC classification number: H04B3/544 , H04B3/542 , H04L7/0029
Abstract: A method for transmitting data by using a power line. The method includes: setting i=1 and j=1; receiving an i-th zero crossing signal at a time point ti, and determining, based on the i-th zero crossing signal, a start time when synchronization signals of a j-th data packet are transmitted, the start time when the synchronization signals of the j-th data packet are transmitted being ti+t; transmitting the synchronization signals of the j-th data packet at the start time when the synchronization signals of the j-th data packet are transmitted; transmitting data signals of the j-th data packet in sequence; and determining whether j is equal to M; when j is not equal to M, continuing a data transmission; and when j is equal to M, ending the data transmission, M being a number of data packets into which data to be transmitted is divided.
-
公开(公告)号:US12034577B2
公开(公告)日:2024-07-09
申请号:US17991495
申请日:2022-11-21
Applicant: Skyworks Solutions, Inc.
Inventor: Carlos Jesus Briseno-Vidrios , Michael R. May , Patrick De Bakker
Abstract: An integrated circuit includes a demodulator to demodulate a signal simultaneously transmitted over an isolation communication channel and obtain gate information and configuration information. The demodulator includes a gate demodulation path and a configuration demodulation path. The received signal oscillates at a first frequency to represent a first state, oscillates at different frequencies to represent a seconds state, oscillates at a third frequency (or third and fourth frequencies), which are lower than the first frequency, to represent a third state, and the received signal is steady state to represent a fourth state. The gate demodulation path detects the first and second states. The configuration demodulation path includes first and second sub-demodulation paths. An envelope detector in the first sub-demodulation path detects the second state and the second sub-demodulation path detects the third state. The configuration demodulation paths uses an output of the gate demodulation path.
-
公开(公告)号:US20240187290A1
公开(公告)日:2024-06-06
申请号:US18076380
申请日:2022-12-06
Applicant: QUALCOMM Incorporated
Inventor: Tal Oved , Gideon Shlomo Kutz , Michael Levitsky , Elad Meir
IPC: H04L27/06 , H04B1/12 , H04W8/24 , H04W72/12 , H04W72/232
CPC classification number: H04L27/06 , H04B1/12 , H04W8/24 , H04W72/12 , H04W72/232
Abstract: Methods, systems, and devices for wireless communications are described. A user equipment (UE) may receive, from a transmitting device, an indication of an instantaneous gain associated with an amplitude distortion associated with frequency division multiplexed downlink communications to the UE from the transmitting device. The UE may receive the frequency division multiplexed downlink communications from the transmitting device over frequency resources allocated to the UE, wherein receiving the frequency division multiplexed downlink communications comprises applying a digital post distortion model to the frequency division multiplexed downlink communications according to the instantaneous gain.
-
公开(公告)号:US11985014B2
公开(公告)日:2024-05-14
申请号:US17831959
申请日:2022-06-03
Applicant: Renesas Electronics America Inc.
Inventor: Damla Solmaz Acar , Pooja Agrawal , Jure Menart , Tao Qi , Mihail Jefremow , Gustavo James Mehas
Abstract: In an embodiment, a semiconductor device is disclosed that includes at least one processing device and firmware including a dynamic demodulation engine. The dynamic demodulation engine, when executed by the at least one processing device, is configured to obtain a digital signal waveform, dynamically select a bit detection method based at least in part on a characteristic of the digital signal waveform, perform demodulation of the digital signal waveform using the selected bit detection method and generate decoded packets based at least in part on the demodulation.
-
公开(公告)号:US11979260B2
公开(公告)日:2024-05-07
申请号:US17762972
申请日:2020-09-23
Applicant: XI'AN ZHONGXING NEW SOFTWARE CO., LTD.
Inventor: Haoyuan Zhang , Xingxing Ai , Yuan Liu , Jun Li
CPC classification number: H04L25/0242 , H04L25/0236 , H04L25/03305
Abstract: A Belief Propagation (BP) equalization method and apparatus, a communication device and a storage medium are disclosed. The method may include: splitting a received signal Yc, a channel estimation Hc and a symbol estimation Xc into real parts and imaginary parts to obtain a received signal matrix Y, a channel estimation matrix H and a symbol estimation matrix X (S101); performing orthogonal triangular (QR) decomposition on the channel estimation matrix H to obtain an equivalent received signal Ybp, an equivalent channel R and a noise power σ2 (S102); and performing iteration based on the equivalent received signal Ybp, the equivalent channel R and the noise power σ2 to obtain a position probability of per stream symbol (S103).
-
9.
公开(公告)号:US20240039615A1
公开(公告)日:2024-02-01
申请号:US17875181
申请日:2022-07-27
Applicant: Sequans Communications SA
Inventor: Hikmet Sari
CPC classification number: H04B7/15507 , H04L27/04 , H04L27/06 , H04L27/20 , H04L27/0014 , H04L2027/0057
Abstract: Some embodiments relate to systems and methods for communication of electronic signals. An example method includes receiving a first signal having a predetermined modulation. The example method includes generating a transmission for a second signal by superimposing the second signal on the modulation of the first signal by adjusting at least one of two phase states or two amplitude states of the modulation using a Reconfigurable Intelligent Surface (RIS). The example method also includes transmitting the second signal using hierarchical modulation, the predetermined modulation and the superimposed second signal on the predetermined modulation, wherein the first signal is transmitted at a higher data rate than the second signal.
-
10.
公开(公告)号:US11863140B2
公开(公告)日:2024-01-02
申请号:US17318968
申请日:2021-05-12
Applicant: QUALCOMM Incorporated
Inventor: Ahmed Abbas Mohamed Helmy , Mehran Bakhshiani , Francesco Gatta
CPC classification number: H03F3/45475 , H03G3/30 , H03H11/1226 , H03H19/004 , H04B1/0032 , H04B1/0039 , H04B1/0042 , H04B1/0078 , H04B1/1615 , H04B1/18 , H03F2200/129 , H03F2200/165 , H03F2203/45526
Abstract: An aspect includes a filtering method including operating a first filter to filter a first input signal to generate a first output signal; operating a second filter to filter a second input signal to generate a second output signal; and merging at least a portion of the second filter with the first filter to filter a third input signal to generate a third output signal. Another aspect includes a filtering method including operating switching devices to configure a filter with a first set of pole(s); filtering a first input signal to generate a first output signal with the filter configured with the first set of pole(s); operating the switching devices to configure the filter with a second set of poles; and filtering a second input signal to generate a second output signal with the filter configured with the second set of poles.
-
-
-
-
-
-
-
-
-