-
1.
公开(公告)号:US20190047845A1
公开(公告)日:2019-02-14
申请号:US16169817
申请日:2018-10-24
发明人: Yaojian Lin , Won Kyoung Choi , Kang Chen , Ivan Micallef
CPC分类号: B81B7/007 , B81B2207/092 , B81B2207/098 , B81C1/0023 , B81C1/00301 , B81C1/00904 , B81C2203/0792 , H01L21/561 , H01L21/568 , H01L23/5389 , H01L23/552 , H01L24/16 , H01L24/19 , H01L24/81 , H01L24/96 , H01L24/97 , H01L25/105 , H01L25/50 , H01L2224/03 , H01L2224/0401 , H01L2224/04042 , H01L2224/04105 , H01L2224/12105 , H01L2224/131 , H01L2224/16227 , H01L2224/16237 , H01L2224/32145 , H01L2224/32225 , H01L2224/48091 , H01L2224/48227 , H01L2224/48235 , H01L2224/73265 , H01L2224/73267 , H01L2224/81005 , H01L2224/81191 , H01L2224/81815 , H01L2224/83 , H01L2224/94 , H01L2224/97 , H01L2225/1035 , H01L2225/1058 , H01L2924/00012 , H01L2924/13091 , H01L2924/15 , H01L2924/15311 , H01L2924/16251 , H01L2924/181 , H01L2924/18162 , H01L2924/3511 , H01L2224/11 , H01L2224/81 , H01L2224/85 , H01L2924/00 , H01L2924/00014 , H01L2924/014
摘要: A semiconductor device has a first semiconductor die and a modular interconnect structure adjacent to the first semiconductor die. An encapsulant is deposited over the first semiconductor die and modular interconnect structure as a reconstituted panel. An interconnect structure is formed over the first semiconductor die and modular interconnect structure. An active area of the first semiconductor die remains devoid of the interconnect structure. A second semiconductor die is mounted over the first semiconductor die with an active surface of the second semiconductor die oriented toward an active surface of the first semiconductor die. The reconstituted panel is singulated before or after mounting the second semiconductor die. The first or second semiconductor die includes a microelectromechanical system (MEMS). The second semiconductor die includes an encapsulant and an interconnect structure formed over the second semiconductor die. Alternatively, the second semiconductor die is mounted to an interposer disposed over the interconnect structure.
-
2.
公开(公告)号:US20170330840A1
公开(公告)日:2017-11-16
申请号:US15664734
申请日:2017-07-31
发明人: Yaojian Lin , Byung Joon Han , Rajendra D. Pendse , Il Kwon Shim , Pandi C. Marimuthu , Won Kyoung Choi , Linda Pei Ee Chua
IPC分类号: H01L23/552 , H01L21/683 , H01L23/00 , H01L21/56 , H01L23/538 , H01L23/498
CPC分类号: H01L23/552 , H01L21/561 , H01L21/568 , H01L21/6836 , H01L23/49816 , H01L23/5386 , H01L23/5389 , H01L24/19 , H01L24/24 , H01L24/96 , H01L24/97 , H01L2221/68327 , H01L2221/6834 , H01L2224/04105 , H01L2224/12105 , H01L2224/24137 , H01L2224/24195 , H01L2224/73267 , H01L2224/94 , H01L2224/97 , H01L2924/13091 , H01L2924/1815 , H01L2924/18162 , H01L2924/19041 , H01L2924/19042 , H01L2924/19043 , H01L2924/19105 , H01L2924/3025 , H01L2924/3511 , H01L2224/03 , H01L2224/82 , H01L2924/00
摘要: A semiconductor device has a first component. A modular interconnect structure is disposed adjacent to the first component. A first interconnect structure is formed over the first component and modular interconnect structure. A shielding layer is formed over the first component, modular interconnect structure, and first interconnect structure. The shielding layer provides protection for the enclosed semiconductor devices against EMI, RFI, or other inter-device interference, whether generated internally or from external semiconductor devices. The shielding layer is electrically connected to an external low-impedance ground point. A second component is disposed adjacent to the first component. The second component includes a passive device. An LC circuit includes the first component and second component. A semiconductor die is disposed adjacent to the first component. A conductive adhesive is disposed over the modular interconnect structure. The modular interconnect structure includes a height less than a height of the first component.
-
公开(公告)号:US20220289560A1
公开(公告)日:2022-09-15
申请号:US17664789
申请日:2022-05-24
发明人: Yaojian Lin , Won Kyoung Choi , Kang Chen , Ivan Micallef
IPC分类号: B81B7/00 , B81C1/00 , H01L21/56 , H01L23/538 , H01L23/552 , H01L23/00 , H01L25/10 , H01L25/00
摘要: A semiconductor device has a first semiconductor die and a modular interconnect structure adjacent to the first semiconductor die. An encapsulant is deposited over the first semiconductor die and modular interconnect structure as a reconstituted panel. An interconnect structure is formed over the first semiconductor die and modular interconnect structure. An active area of the first semiconductor die remains devoid of the interconnect structure. A second semiconductor die is mounted over the first semiconductor die with an active surface of the second semiconductor die oriented toward an active surface of the first semiconductor die. The reconstituted panel is singulated before or after mounting the second semiconductor die. The first or second semiconductor die includes a microelectromechanical system (MEMS). The second semiconductor die includes an encapsulant and an interconnect structure formed over the second semiconductor die. Alternatively, the second semiconductor die is mounted to an interposer disposed over the interconnect structure.
-
公开(公告)号:US20200006215A1
公开(公告)日:2020-01-02
申请号:US16570049
申请日:2019-09-13
IPC分类号: H01L23/498 , H01L21/56 , H01L23/31
摘要: A semiconductor device comprises a first semiconductor package including a conductive layer. A substrate including an interconnect structure is disposed over the conductive layer. The interconnect structure of the substrate with the conductive layer of the first semiconductor package are self-aligned. A plurality of openings is formed in the substrate. An adhesive is disposed between the substrate and the first semiconductor package and in the openings of the substrate. A redistribution layer (RDL) is formed over the first semiconductor package opposite the substrate. A pitch of the substrate is different from a pitch of the RDL. The adhesive extends to the interconnect structure of the substrate. A second semiconductor package is disposed over the substrate and the first semiconductor package.
-
公开(公告)号:US20190287873A1
公开(公告)日:2019-09-19
申请号:US15919401
申请日:2018-03-13
IPC分类号: H01L23/31 , H01L23/538 , H01L21/56 , H01L25/00 , H01L21/768
摘要: A semiconductor device has a carrier and a semiconductor die disposed over the carrier. A dummy die is disposed over the carrier as well. A first encapsulant is deposited over the semiconductor die and dummy die. The dummy die and a first portion of the first encapsulant is backgrinded while a second portion of the first encapsulant remains covering the semiconductor die. Backgrinding the dummy die fully removes the dummy die while the second portion of the first encapsulant remains covering the semiconductor die. A second encapsulant is optionally deposited over the dummy die prior to disposing the dummy die over the carrier. A conductive pillar is optionally formed over the dummy die prior to depositing the second encapsulant. The carrier is removed to expose an active surface of the semiconductor die. A build-up interconnect structure is formed over the active surface after removing the carrier.
-
6.
公开(公告)号:US10388612B2
公开(公告)日:2019-08-20
申请号:US15664734
申请日:2017-07-31
发明人: Yaojian Lin , Byung Joon Han , Rajendra D. Pendse , Il Kwon Shim , Pandi C. Marimuthu , Won Kyoung Choi , Linda Pei Ee Chua
IPC分类号: H01L23/00 , H01L23/498 , H01L23/538 , H01L23/552 , H01L21/56 , H01L21/683
摘要: A semiconductor device has a first component. A modular interconnect structure is disposed adjacent to the first component. A first interconnect structure is formed over the first component and modular interconnect structure. A shielding layer is formed over the first component, modular interconnect structure, and first interconnect structure. The shielding layer provides protection for the enclosed semiconductor devices against EMI, RFI, or other inter-device interference, whether generated internally or from external semiconductor devices. The shielding layer is electrically connected to an external low-impedance ground point. A second component is disposed adjacent to the first component. The second component includes a passive device. An LC circuit includes the first component and second component. A semiconductor die is disposed adjacent to the first component. A conductive adhesive is disposed over the modular interconnect structure. The modular interconnect structure includes a height less than a height of the first component.
-
公开(公告)号:US09934998B2
公开(公告)日:2018-04-03
申请号:US15379178
申请日:2016-12-14
发明人: Byung Joon Han , Il Kwon Shim , Won Kyoung Choi
IPC分类号: H01L21/00 , H01L21/683 , H01L23/544 , H01L21/78 , H01L23/00 , H01L23/48
CPC分类号: H01L21/6836 , H01L21/6835 , H01L21/78 , H01L23/481 , H01L23/544 , H01L24/11 , H01L24/13 , H01L24/94 , H01L2221/68327 , H01L2221/6834 , H01L2221/68354 , H01L2221/68381 , H01L2223/5446 , H01L2224/0345 , H01L2224/03452 , H01L2224/0346 , H01L2224/0401 , H01L2224/0557 , H01L2224/05571 , H01L2224/05611 , H01L2224/05624 , H01L2224/05639 , H01L2224/05644 , H01L2224/05647 , H01L2224/1132 , H01L2224/11334 , H01L2224/1146 , H01L2224/13023 , H01L2224/13025 , H01L2224/13109 , H01L2224/13111 , H01L2224/13113 , H01L2224/13116 , H01L2224/13124 , H01L2224/13139 , H01L2224/13144 , H01L2224/13147 , H01L2224/81903 , H01L2224/9211 , H01L2224/94 , H01L2924/00011 , H01L2924/00014 , H01L2924/01322 , H01L2924/12041 , H01L2924/12042 , H01L2924/1306 , H01L2924/13091 , H01L2924/181 , H01L2224/03 , H01L2224/11 , H01L2924/00012 , H01L2924/01082 , H01L2924/0105 , H01L2924/00 , H01L2224/81 , H01L2224/83 , H01L2224/83851 , H01L2224/05552 , H01L2224/81805
摘要: A semiconductor device comprises a carrier including an adhesive disposed over the carrier. The semiconductor device further comprises a semiconductor wafer including a plurality of semiconductor die separated by a non-active region. A plurality of bumps is formed over the semiconductor die. The semiconductor wafer is mounted to the carrier with the adhesive disposed around the plurality of bumps. Irradiated energy is applied to the non-active region to form a modified region within the non-active region. The semiconductor wafer is singulated along the modified region to separate the semiconductor die. The semiconductor wafer is singulated along the modified region by applying stress to the semiconductor wafer. The adhesive is removed from around the plurality of bumps after singulating the semiconductor wafer. The semiconductor wafer includes a plurality of semiconductor die comprising through silicon vias. The modified region optionally includes a plurality of vertically stacked modified regions.
-
公开(公告)号:US10662056B2
公开(公告)日:2020-05-26
申请号:US16169817
申请日:2018-10-24
发明人: Yaojian Lin , Won Kyoung Choi , Kang Chen , Ivan Micallef
IPC分类号: B81B7/00 , B81C1/00 , H01L21/56 , H01L23/538 , H01L23/552 , H01L23/00 , H01L25/10 , H01L25/00
摘要: A semiconductor device has a first semiconductor die and a modular interconnect structure adjacent to the first semiconductor die. An encapsulant is deposited over the first semiconductor die and modular interconnect structure as a reconstituted panel. An interconnect structure is formed over the first semiconductor die and modular interconnect structure. An active area of the first semiconductor die remains devoid of the interconnect structure. A second semiconductor die is mounted over the first semiconductor die with an active surface of the second semiconductor die oriented toward an active surface of the first semiconductor die. The reconstituted panel is singulated before or after mounting the second semiconductor die. The first or second semiconductor die includes a microelectromechanical system (MEMS). The second semiconductor die includes an encapsulant and an interconnect structure formed over the second semiconductor die. Alternatively, the second semiconductor die is mounted to an interposer disposed over the interconnect structure.
-
公开(公告)号:US10510632B2
公开(公告)日:2019-12-17
申请号:US15919401
申请日:2018-03-13
IPC分类号: H01L21/44 , H01L21/48 , H01L21/50 , H01L23/31 , H01L23/538 , H01L21/768 , H01L25/00 , H01L21/56
摘要: A semiconductor device has a carrier and a semiconductor die disposed over the carrier. A dummy die is disposed over the carrier as well. A first encapsulant is deposited over the semiconductor die and dummy die. The dummy die and a first portion of the first encapsulant is backgrinded while a second portion of the first encapsulant remains covering the semiconductor die. Backgrinding the dummy die fully removes the dummy die while the second portion of the first encapsulant remains covering the semiconductor die. A second encapsulant is optionally deposited over the dummy die prior to disposing the dummy die over the carrier. A conductive pillar is optionally formed over the dummy die prior to depositing the second encapsulant. The carrier is removed to expose an active surface of the semiconductor die. A build-up interconnect structure is formed over the active surface after removing the carrier.
-
10.
公开(公告)号:US10189702B2
公开(公告)日:2019-01-29
申请号:US15362199
申请日:2016-11-28
发明人: Yaojian Lin , Won Kyoung Choi , Kang Chen , Ivan Micallef
IPC分类号: B81B7/00 , B81C1/00 , H01L21/56 , H01L23/538 , H01L23/552 , H01L23/00 , H01L25/10 , H01L25/00
摘要: A semiconductor device has a first semiconductor die and a modular interconnect structure adjacent to the first semiconductor die. An encapsulant is deposited over the first semiconductor die and modular interconnect structure as a reconstituted panel. An interconnect structure is formed over the first semiconductor die and modular interconnect structure. An active area of the first semiconductor die remains devoid of the interconnect structure. A second semiconductor die is mounted over the first semiconductor die with an active surface of the second semiconductor die oriented toward an active surface of the first semiconductor die. The reconstituted panel is singulated before or after mounting the second semiconductor die. The first or second semiconductor die includes a microelectromechanical system (MEMS). The second semiconductor die includes an encapsulant and an interconnect structure formed over the second semiconductor die. Alternatively, the second semiconductor die is mounted to an interposer disposed over the interconnect structure.
-
-
-
-
-
-
-
-
-