-
公开(公告)号:US12082404B2
公开(公告)日:2024-09-03
申请号:US17557501
申请日:2021-12-21
发明人: Youngmo Ku , Wookhyoung Lee , Kang-Sup Roh , Seongjun Seo , Yongin Cho
IPC分类号: H10B41/27 , H01L23/522 , H10B41/35 , H10B43/27 , H10B43/35 , H01L23/00 , H01L25/065 , H01L25/10
CPC分类号: H10B41/27 , H01L23/5226 , H10B41/35 , H10B43/27 , H10B43/35 , H01L24/32 , H01L25/0657 , H01L25/105 , H01L2224/32145 , H01L2924/14511
摘要: Disclosed is a semiconductor device comprising a substrate including a cell array region and a connection region, an electrode structure extending in a first direction on the substrate and including vertically stacked electrodes having pad sections arranged stepwise on the connection region, a first contact plug connected to a first one of the pad sections, a pair of first vertical structures that penetrate the first one of the pad sections and are spaced apart from each other in a first direction by a first distance, a second contact plug connected to a second one of the pad section and having a vertical length that is greater than that of the first contact plug, and a pair of second vertical structures that penetrate the second one of the pad sections and are spaced apart from each other in the first direction by a second distance that is greater than the first distance.
-
公开(公告)号:US12080647B2
公开(公告)日:2024-09-03
申请号:US18065963
申请日:2022-12-14
发明人: Guo-Huei Wu , Pochun Wang , Wei-Hsin Tsai , Chih-Liang Chen , Li-Chun Tien
IPC分类号: H01L23/528 , H01L21/768 , H01L23/522 , H01L27/092
CPC分类号: H01L23/5286 , H01L21/768 , H01L23/5226 , H01L27/092
摘要: An integrated circuit includes a first power rail, a conductive structure, a first active region of a first set of transistors and a second active region of a second set of transistors. The first power rail is on a back-side of a substrate, extends in a first direction, and is configured to supply a first supply voltage. The first active region extends in the first direction, and is on a first level of a front-side of the substrate opposite from the back-side. The second active region extends in the first direction, is on the first level of the front-side of the substrate, and is separated from the first active region in a second direction different from the first direction. The conductive structure is on the back-side of the substrate, extends in the first direction, and is electrically coupled to the first active region and the second active region.
-
公开(公告)号:US12080640B2
公开(公告)日:2024-09-03
申请号:US17475995
申请日:2021-09-15
发明人: Tao Li , Ruilong Xie , Tsung-Sheng Kang , Alexander Reznicek
IPC分类号: H01L23/522 , H01L21/768 , H01L23/532
CPC分类号: H01L23/5226 , H01L21/76885 , H01L21/76892 , H01L23/53257 , H01L23/5329
摘要: Interconnect structures having top vias self-aligned to metal line ends and techniques for formation thereof are provided. In one aspect, an interconnect structure includes: at least one metal line disposed on a substrate; at least one top via over the at least one metal line, wherein the at least one top via is aligned with an end of the at least one metal line, and wherein a sidewall of the at least one top via is curved. A dielectric fill material can be disposed adjacent to the at least one top via having sidewalls that are also curved. A method of fabricating an interconnect structure is also provided.
-
公开(公告)号:US12080623B2
公开(公告)日:2024-09-03
申请号:US17322191
申请日:2021-05-17
发明人: Yuan Sheng Chiu , Chih-Kai Cheng , Tsung-Shu Lin
IPC分类号: H01L23/40 , H01L21/48 , H01L21/56 , H01L23/00 , H01L23/31 , H01L23/522 , H01L23/528
CPC分类号: H01L23/4006 , H01L21/4882 , H01L21/563 , H01L23/3121 , H01L23/3171 , H01L23/5226 , H01L23/5283 , H01L24/09 , H01L24/17 , H01L24/94 , H01L2023/405 , H01L2023/4087 , H01L2224/0231 , H01L2224/02373 , H01L2224/02379 , H01L2224/02381 , H01L2224/0401 , H01L2224/26155 , H01L2224/83897
摘要: In an embodiment, a device includes: an integrated circuit die; a redistribution structure over a front-side surface of the integrated circuit die; a socket over the redistribution structure; a mechanical brace over the socket, the mechanical brace having an opening exposing the socket, edge regions of the socket overlapping edge regions of the mechanical brace at the opening; a first standoff screw disposed in the edge regions of the mechanical brace, the first standoff screw physically contacting the socket, the first standoff screw extending a first distance between the socket and the mechanical brace; and a bolt extending through the mechanical brace and the redistribution structure.
-
公开(公告)号:US12080596B2
公开(公告)日:2024-09-03
申请号:US17223253
申请日:2021-04-06
申请人: Semiconductor Manufacturing International (Shanghai) Corporation , Semiconductor Manufacturing International (Beijing) Corporation
发明人: Jisong Jin , Abraham Yoo
IPC分类号: H01L21/768 , H01L21/48 , H01L23/522
CPC分类号: H01L21/76877 , H01L21/486 , H01L21/76802 , H01L23/5226
摘要: A semiconductor structure and a forming method thereof are provided, and the forming method includes: providing a base; forming, on the base, a plurality of conductive function layers extending in a first direction and sequentially arranged in a second direction, a bottom dielectric layer located on the base between the conductive function layers, and a blocking structure located in the conductive function layer, the blocking structure segmenting the conductive function layers located on two sides of the blocking structure in the first direction; forming a top dielectric layer covering the bottom dielectric layer, the conductive function layers, and the blocking structure; etching the top dielectric layer located above a junction of the blocking structure and the conductive function layer and a part of the blocking structure located at a side wall of the conductive function layer, to form a via running through the top dielectric layer and exposing a part of a top and a part of a side wall of the conductive function layer; and filling the via with a via interconnection structure, the via interconnection structure being in contact with the part of the top and the part of the side wall of the conductive function layer. Therefore, embodiments of the present disclosure are helpful to improve the performance of the semiconductor structure.
-
76.
公开(公告)号:US20240292628A1
公开(公告)日:2024-08-29
申请号:US18442792
申请日:2024-02-15
发明人: Akihiro TOBIOKA
CPC分类号: H10B43/50 , H01L23/5226 , H01L23/562 , H10B41/27 , H10B41/50 , H10B43/27
摘要: A three-dimensional memory device includes alternating stacks of insulating layers and electrically conductive layers. The alternating stacks are laterally spaced apart among one another by backside isolation assemblies. At least one of the backside isolation assemblies generally extends along a first horizontal direction with lateral undulations along a second horizontal direction that is perpendicular to the first horizontal direction. At least one of the alternating stacks has a modulation in width along the second horizontal direction as a function of a position along the first horizontal direction. Memory stack structures vertically extend through a respective one of the alternating stacks. Each of the backside isolation assemblies includes a respective laterally alternating sequence of backside dielectric isolation walls and backside dielectric support pillar structures.
-
公开(公告)号:US20240290718A1
公开(公告)日:2024-08-29
申请号:US18656969
申请日:2024-05-07
发明人: Shao-Kuan LEE , Cheng-Chin LEE , Hsin-Yen HUANG , Hai-Ching CHEN , Shau-Lin SHUE
IPC分类号: H01L23/528 , H01L21/3213 , H01L21/768 , H01L23/522
CPC分类号: H01L23/5283 , H01L21/32133 , H01L21/32139 , H01L21/76802 , H01L21/76837 , H01L21/76877 , H01L21/76883 , H01L21/76885 , H01L21/76897 , H01L23/5226
摘要: An interconnect structure is provided. The interconnect structure includes a first metal line and a second metal line, a first dielectric layer including a potion between the first metal line and the second metal line, and a first etching stop layer on the potion of the first dielectric layer.
A bottom surface of the first etching stop layer is level to a top surface of the first metal line and a top surface of the second metal line. The interconnect structure also includes a second etching stop layer including a first portion extending along the top surface of the second metal line, a second portion extending along a first sidewall of the first etching stop layer, and a third portion extending along a top surface of the first etching stop layer. The interconnect structure also includes a via on the first metal line.-
公开(公告)号:US20240290717A1
公开(公告)日:2024-08-29
申请号:US18586819
申请日:2024-02-26
申请人: Kioxia Corporation
发明人: Hideto TAKEKIDA
IPC分类号: H01L23/528 , G11C5/06 , H01L23/522 , H10B41/27 , H10B43/27
CPC分类号: H01L23/5283 , G11C5/063 , H01L23/5226 , H10B41/27 , H10B43/27
摘要: In one embodiment, a semiconductor device includes a memory cell array, a first interconnect layer provided below the memory cell array, and including a plurality of first bit lines that extend in a first direction, and a second interconnect layer provided below the memory cell array, and including a plurality of first source lines that extend in a second direction different from the first direction, the second interconnect layer being different from the first interconnect layer. The device further includes a third interconnect layer provided above the memory cell array, and including a plurality of second source lines that extend in the second direction, and a fourth interconnect layer provided above the memory cell array, and including a plurality of second bit lines that extend in the first direction, the fourth interconnect layer being different from the third interconnect layer.
-
79.
公开(公告)号:US20240290716A1
公开(公告)日:2024-08-29
申请号:US18586767
申请日:2024-02-26
申请人: Kioxia Corporation
发明人: Masayoshi TAGAMI
IPC分类号: H01L23/528 , H01L21/768 , H01L23/522 , H10B41/27 , H10B41/40 , H10B43/27 , H10B43/40
CPC分类号: H01L23/5283 , H01L21/76897 , H01L23/5226 , H10B41/27 , H10B41/40 , H10B43/27 , H10B43/40
摘要: A support substrate according to an embodiment includes: a substrate having conductivity; a first insulating layer disposed on the substrate; a first layer having conductivity and disposed on the first insulating layer; a second insulating layer disposed on the first layer; a second layer having conductivity and disposed on the second insulating layer; a plurality of first plugs penetrating the first insulating layer and connecting the substrate and the first layer; and a plurality of second plugs penetrating the second insulating layer and connecting the first layer and the second layer.
-
公开(公告)号:US20240290715A1
公开(公告)日:2024-08-29
申请号:US18399335
申请日:2023-12-28
申请人: Socionext Inc.
发明人: Yasuhiko MAKI
IPC分类号: H01L23/528 , H01L23/522 , H01L25/065
CPC分类号: H01L23/5283 , H01L23/5226 , H01L25/0657 , H01L2225/06541
摘要: In a semiconductor integrated circuit device, a first semiconductor chip includes: a buried power rail that supplies first power; and a power line that is provided in a layer above the buried power rail and supplies second power. The buried power rail receives supply of the first power from the back face of the first semiconductor chip via a first through electrode, and the power line receives supply of the second power from the back face of the first semiconductor chip via a second through electrode. The cross-sectional area of the second through electrode is greater than the cross-sectional area of the first through electrode.
-
-
-
-
-
-
-
-
-