-
公开(公告)号:US11830855B2
公开(公告)日:2023-11-28
申请号:US17667104
申请日:2022-02-08
Applicant: Google LLC
Inventor: Namhoon Kim , Woon-Seong Kwon , Houle Gan , Yujeong Shim , Mikhail Popovich , Teckgyu Kang
IPC: H01L25/065 , H01L49/02
CPC classification number: H01L25/0657 , H01L28/10 , H01L28/40 , H01L2225/06517 , H01L2225/06544 , H01L2225/06548
Abstract: The technology relates to an integrated circuit (IC) package. The IC package may include a packaging substrate, an IC die, and an integrated voltage regulator die. The IC die may include a metal layer and a silicon layer. The metal layer may be connected to the packaging substrate. The integrated voltage regulator die may be positioned adjacent to the silicon layer and connected to the packaging substrate via one or more through mold vias or through dielectric vias. The IC die may be an application specific integrated circuit (ASIC) die.
-
公开(公告)号:US20230042856A1
公开(公告)日:2023-02-09
申请号:US17970237
申请日:2022-10-20
Applicant: Google LLC
Inventor: Nam Hoon Kim , Woon-Seong Kwon , Teckgyu Kang , Yujeong Shim
IPC: H01L25/18 , H01L23/498 , H01L25/00 , H01L25/065
Abstract: An integrated circuit package including a substrate configured to receive one or more high-bandwidth memory (HBM) stacks on the substrate, an interposer positioned on the substrate and configured to receive a logic die on the interposer, a plurality of interposer channels formed in the interposer and connecting the logic die to the one or more HBM stacks, and a plurality of substrate traces formed in the substrate and configured to interface the plurality of interposer channels to the one or more HBM stacks.
-
公开(公告)号:US20220139876A1
公开(公告)日:2022-05-05
申请号:US17579012
申请日:2022-01-19
Applicant: Google LLC
Inventor: Woon-Seong Kwon , Namhoon Kim , Teckgyu Kang , Ryohei Urata
IPC: H01L25/065 , G02B6/42 , H01L23/31 , H01L23/367 , H01L23/498 , H01L23/538 , H01L25/16
Abstract: The technology relates to an integrated circuit (IC) package. The IC package may include a substrate. An IC die may be mounted to the substrate. One or more photonic modules may be attached to the substrate and one or more serializer/deserializer (SerDes) interfaces may connect the IC die to the one or more photonic modules. The IC die may be an application specific integrated circuit (ASIC) die and the one or more photonic modules may include a photonic integrated circuit (PIC) and fiber array. The one or more photonic modules may be mounted to one or more additional substrates which may be attached to the substrate via one or more sockets.
-
公开(公告)号:US20210249384A1
公开(公告)日:2021-08-12
申请号:US16788994
申请日:2020-02-12
Applicant: Google LLC
Inventor: Nam Hoon Kim , Woon Seong Kwon , Houle Gan , Yujeong Shim , Mikhail Popovich , Teckgyu Kang
IPC: H01L25/065 , H01L49/02
Abstract: The technology relates to an integrated circuit (IC) package. The IC package may include a packaging substrate, an IC die, and an integrated voltage regulator die. The IC die may include a metal layer and a silicon layer. The metal layer may be connected to the packaging substrate. The integrated voltage regulator die may be positioned adjacent to the silicon layer and connected to the packaging substrate via one or more through mold vias or through dielectric vias. The IC die may be an application specific integrated circuit (ASIC) die.
-
公开(公告)号:US10964625B2
公开(公告)日:2021-03-30
申请号:US16286406
申请日:2019-02-26
Applicant: Google LLC
Inventor: Padam Jain , Yuan Li , Teckgyu Kang , Madhusudan Iyengar
IPC: H01L23/34 , H01L23/473 , H01L21/56 , H01L21/768 , H01L23/31 , H01L23/367 , H01L23/373 , H01L23/532 , H05K7/20
Abstract: A device for direct liquid cooling is disclosed. The device includes a packaged assembly disposed on a substrate. The device also includes a metal channel layer having a plurality of channels disposed on top of the packaged assembly, and a top seal disposed on the metal channel layer. The top seal has at least one inlet and at least one outlet for direct liquid cooling. The metal channel layer includes copper or silver. The packaged assembly can also include silicon channels. In addition, the method of producing the device is also disclosed.
-
公开(公告)号:US10896873B2
公开(公告)日:2021-01-19
申请号:US16358197
申请日:2019-03-19
Applicant: Google LLC
Inventor: Woon Seong Kwon , Nam Hoon Kim , Teckgyu Kang
IPC: H01L23/522 , H01L49/02
Abstract: A processor assembly and a system including a processor assembly are disclosed. The processor assembly includes an interposer disposed on a substrate, an integrated circuit disposed on the interposer, a memory circuit disposed on the interposer and coupled to the integrated circuit, and a capacitor embedded in the interposer. The capacitor includes at least a first non-planar conductor structure and a second non-planar conductor structure separated by a non-planar dielectric structure. The capacitor includes a first capacitor terminal electrically coupling the first non-planar conductor structure to a first voltage terminal in the integrated circuit. The capacitor includes a second capacitor terminal electrically coupling the second non-planar conductor structure to a second voltage terminal in the integrated circuit. The capacitor includes an oxide layer electrically isolating the capacitor from the interposer.
-
公开(公告)号:US10681846B2
公开(公告)日:2020-06-09
申请号:US15957161
申请日:2018-04-19
Applicant: Google LLC
Inventor: Madhusudan Krishnan Iyengar , Christopher Gregory Malone , Yuan Li , Jorge Padilla , Woon-Seong Kwon , Teckgyu Kang , Norman Paul Jouppi
IPC: H05K7/20 , H01L23/473
Abstract: A server tray package includes a motherboard assembly that includes a plurality of data center electronic devices, the plurality of data center electronic devices including at least one heat generating processor device; and a liquid cold plate assembly. The liquid cold plate assembly includes a base portion mounted to the motherboard assembly, the base portion and motherboard assembly defining a volume that at least partially encloses the plurality of data center electronic devices; and a top portion mounted to the base portion and including a heat transfer member shaped to thermally contact the heat generating processor device, the heat transfer member including an inlet port and an outlet port that are in fluid communication with a cooling liquid flow path defined through the heat transfer member.
-
公开(公告)号:US20190312002A1
公开(公告)日:2019-10-10
申请号:US15948456
申请日:2018-04-09
Applicant: Google LLC
Inventor: Woon Seong Kwon , Nam Hoon Kim , Teckgyu Kang
Abstract: Integrated component packages and methods of assembling integrated component packages are provided. The integrated component package can comprise a bump pitch relaxing layer. A high-bandwidth memory component directly mechanically coupled to the bump pitch relaxing layer on a first side of the bump pitch relaxing layer via a first set of bump bond connections. The high-bandwidth memory component directly electrically coupled to the bump pitch relaxing layer on the first side of the bump pitch relaxing layer via the first set of bump bond connections. The bump pitch relaxing layer mechanically coupled to a first side of a substrate via second set of bump bond connections. The high-bandwidth memory component electrically coupled to the substrate via the bump-pitch relaxing layer and the second set of bump bond connections, and a bump pitch of the second set of bump bond connections is larger than the first set of bump bond connections.
-
-
-
-
-
-
-