知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

44 records (took 0.025 seconds)

    OLED panel, method for fabricating the same, screen printing plate, display device
    31.
    发明授权
    OLED panel, method for fabricating the same, screen printing plate, display device 有权

    公开(公告)号：US09722214B2

    公开(公告)日：2017-08-01

    申请号：US14784640

    申请日：2015-10-15

    Applicant: Boe Technology Group Co., Ltd.

    Inventor： Liang Sun

    IPC: H01L51/56 ,  B41F15/02 ,  H01L51/52 ,  B41F15/36

    CPC classification number: H01L51/56 ,  B41F15/02 ,  B41F15/36 ,  H01L51/524

    Abstract: The present invention provides an OLED panel and a method for fabricating the same, a screen printing plate, and a display device. The method comprises: forming an OLED mother board, wherein supporting adhesive is formed between an upper base plate and a lower base plate of the OLED mother board, and said supporting adhesive is located below a cutting line; and cutting said OLED mother board along said cutting line to obtain OLED panels. In the fabricating method of the present invention, when the OLED mother board is cut by a cutter wheel, the upper and lower base plate of the OLED mother board is subject to small deformation due to support of the supporting adhesive. As a result, travelling accuracy of the cutter wheel is improved, the distance between the cutting line and packaging adhesive is greatly reduced, and the frame width of the fabricated OLED panel is far less than that of an OLED panel fabricated by a conventional method.

    Array substrate, manufacturing method thereof, display panel and display device
    32.
    发明授权
    Array substrate, manufacturing method thereof, display panel and display device 有权
    阵列基板及其制造方法，显示面板及显示装置

    公开(公告)号：US09484361B2

    公开(公告)日：2016-11-01

    申请号：US14804841

    申请日：2015-07-21

    Applicant: BOE TECHNOLOGY GROUP CO., LTD.

    Inventor： Liang Sun

    IPC: H01L27/12 ,  H01L29/786 ,  H01L29/66 ,  H01L21/02

    CPC classification number: H01L27/1222 ,  H01L21/02532 ,  H01L21/02592 ,  H01L21/02675 ,  H01L21/02686 ,  H01L27/1218 ,  H01L27/1262 ,  H01L27/1288 ,  H01L29/6675 ,  H01L29/78672

    Abstract: The present disclosure provides an array substrate, a manufacturing method thereof, a display panel and a display device. A base substrate of the array substrate or a buffer layer on the base substrate is provided with a plurality of recessed sections, each recessed section is provided with at least one inclined surface, and a thin film transistor (TFT) is arranged at the inclined surface of each recessed section. The recessed sections are divided into at least two types. In the recessed sections of different types, angles between a horizontal surface of the array substrate and the inclined surfaces on which the TFTs are arranged are different from each other.

    Abstract translation: 本公开提供了阵列基板，其制造方法，显示面板和显示装置。 阵列基板的基底或基底基板上的缓冲层设置有多个凹部，每个凹部设置有至少一个倾斜面，在倾斜面上配置有薄膜晶体管（TFT） 每个凹进部分。 凹陷部分分为至少两种类型。 在不同类型的凹部中，阵列基板的水平表面与其上布置TFT的倾斜表面之间的角度彼此不同。

    Array substrate of LCD display and a manufacturing method thereof
    33.
    发明授权
    Array substrate of LCD display and a manufacturing method thereof 有权
    LCD显示器的阵列基板及其制造方法

    公开(公告)号：US09477106B2

    公开(公告)日：2016-10-25

    申请号：US14103274

    申请日：2013-12-11

    Applicant: BOE TECHNOLOGY GROUP CO., LTD. ,  BEIJING BOE DISPLAY TECHNOLOGY CO., LTD.

    Inventor： Xiaming Zhu ,  Liang Sun ,  Jianfeng Yuan ,  Seung Moo Rim ,  Xibin Shao

    IPC: G02F1/1362 ,  G02F1/1345 ,  G02F1/1333 ,  G02F1/13 ,  G02F1/1343

    CPC classification number: G02F1/1333 ,  G02F1/1309 ,  G02F1/1345 ,  G02F1/136204 ,  G02F1/136286 ,  G02F2001/134372 ,  G02F2201/121 ,  G02F2202/22

    Abstract: The present invention provides an array substrate of LCD display and a manufacturing method thereof, the array substrate comprises a transparent substrate, gate lines and data lines which are disposed on the transparent substrate, wherein the array substrate further comprises: a transparent conducting bar and a gate short-circuit bar which are disposed on the transparent substrate, said transparent conducting bar is disposed below said gate short-circuit bar, said gate short-circuit bar and said data lines are arranged in a same layer. The present invention can avoid the problem of burning the gate short-circuit bar due to the occurrence of static discharge, the electrical defects in the array substrate can be normally detected and repaired in the array test process, thus the qualified product rate of the array substrate of LCD display is improved.

    Abstract translation: 本发明提供一种LCD显示器的阵列基板及其制造方法，所述阵列基板包括透明基板，设置在所述透明基板上的栅极线和数据线，其中所述阵列基板还包括透明导电棒和 栅极短路棒，其设置在透明基板上，所述透明导电棒设置在所述栅极短路棒的下方，所述栅极短路棒和所述数据线布置在同一层中。 本发明可以避免由于发生静电放电而烧毁栅极短路棒的问题，阵列基板中的电气缺陷可以在阵列测试过程中正常检测和修复，从而使阵列的合格产品率 液晶显示器的基板得到改善。

    Method for manufacturing fan-out lines on array substrate
    35.
    发明授权
    Method for manufacturing fan-out lines on array substrate 有权
    在阵列基板上制造扇出线的方法

    公开(公告)号：US08962404B2

    公开(公告)日：2015-02-24

    申请号：US14077770

    申请日：2013-11-12

    Applicant: Boe Technology Group Co., Ltd. ,  Beijing Boe Display Technology Co., Ltd.

    Inventor： Jinchao Bai ,  Liang Sun ,  Xiangqian Ding ,  Liangliang Li ,  Yao Liu

    IPC: H01L21/00 ,  H01L27/12

    CPC classification number: H01L27/1288 ,  H01L27/124 ,  H01L27/127 ,  H01L29/66765

    Abstract: A method for manufacturing fan-out lines on an array substrate is disclosed. The fan-out lines comprise an amorphous silicon layer, an ohmic contact layer and a source-drain electrode layer disposed on a gate insulating layer. The manufacturing processes can be conducted by forming a first layer of photoresist on the source-drain electrode layer and performing a half-exposure development process on the first layer of photoresist; etching the amorphous silicon layer, the ohmic contact layer and the source-drain electrode layer by an etching process; removing the first layer of photoresist; forming a second layer of photoresist and performing full-exposure development process on the second layer of photoresist; and etching the amorphous silicon layer by etching process to form the fan-out lines.

    Abstract translation: 公开了一种在阵列基板上制造扇出线的方法。 扇出线包括非晶硅层，欧姆接触层和设置在栅极绝缘层上的源极 - 漏极电极层。 可以通过在源极 - 漏极电极层上形成第一层光致抗蚀剂并在第一层光致抗蚀剂上进行半曝光显影处理来进行制造工艺; 通过蚀刻工艺蚀刻非晶硅层，欧姆接触层和源极 - 漏极电极层; 去除第一层光刻胶; 形成第二层光致抗蚀剂并在第二层光致抗蚀剂上进行全曝光显影处理; 并通过蚀刻工艺蚀刻非晶硅层以形成扇出线。

    OLED light-emitting device with silver nanolayer, and production method thereof
    36.
    发明授权
    OLED light-emitting device with silver nanolayer, and production method thereof 有权

    公开(公告)号：US10566579B2

    公开(公告)日：2020-02-18

    申请号：US15321576

    申请日：2015-12-14

    Applicant: BOE TECHNOLOGY GROUP CO., LTD. ,  Ordos Yuansheng Optoelectronics Co., Ltd.

    Inventor： Juanjuan Bai ,  Weilin Lai ,  Minghua Xuan ,  Liang Sun

    IPC: H01L51/52 ,  H01L51/56 ,  H01L27/32 ,  H01L51/50 ,  H01L51/00

    Abstract: This disclosure provides an OLED light-emitting device, a production method thereof as well as a display apparatus, and relates to the technical field of OLED display, which can enhance the internal quantum efficiency of a blue OLED light-emitting device. This OLED light-emitting device comprises a substrate, and an anode, a hole transport layer, a blue light-emitting layer and a cathode provided on the substrate; the OLED light-emitting device further comprises an Ag nanolayer located between the anode and the hole transport layer; wherein the blue light-emitting layer is a blue phosphorescent light-emitting layer; the absorption spectrum of the Ag nanolayer overlaps the emission spectrum of the blue phosphorescent light-emitting layer, and the blue phosphorescent light-emitting layer is located within the penetration depth of surface plasma of Ag nanoparticles in the Ag nanolayer. It is used in the production of a blue OLED light-emitting device and a display apparatus comprising the same.

    Pixel structure and displaying method thereof, and related display apparatus
    37.
    发明授权
    Pixel structure and displaying method thereof, and related display apparatus 有权

    公开(公告)号：US10043433B2

    公开(公告)日：2018-08-07

    申请号：US15032160

    申请日：2015-08-14

    Applicant: BOE TECHNOLOGY GROUP CO., LTD

    Inventor： Liang Sun

    IPC: H01L27/32 ,  G09G3/20 ,  G09G3/3225 ,  G09G3/36 ,  H01L51/00

    Abstract: The present disclosure provides a pixel structure. The pixel structure includes first sub-pixels, second sub-pixels, and third sub-pixels. Two adjacent third sub-pixels facing each other form a third sub-pixel group. The second sub-pixels are arranged in a row along a first axis to form second-sub-pixel rows, the first sub-pixels and the third sub-pixel groups are arranged in an alternating configuration along the direction of the first axis parallel to the second-sub-pixel rows, and the second-sub-pixel rows and rows formed by the first sub-pixels and the third sub-pixel groups are arranged in an alternating configuration. The second sub-pixels are arranged along a direction of a second axis to form second-sub-pixel columns, the first sub-pixels and the third sub-pixel groups are arranged in an alternating configuration along the direction of the second axis parallel to the second-sub-pixel columns, the second-sub-pixel columns and columns are arranged in an alternating configuration.

    Pixel circuit and driving method thereof, display device
    38.
    发明授权
    Pixel circuit and driving method thereof, display device 有权

    公开(公告)号：US09953566B2

    公开(公告)日：2018-04-24

    申请号：US14762014

    申请日：2014-08-25

    Applicant: BOE TECHNOLOGY GROUP CO., LTD.

    Inventor： Lujiang Huangfu ,  Liang Sun ,  Zhanjie Ma

    IPC: G09G5/10 ,  G09G3/3225 ,  G09G3/3233 ,  G09G3/36

    CPC classification number: G09G3/3225 ,  G09G3/3233 ,  G09G3/3659 ,  G09G2300/0819 ,  G09G2300/0852 ,  G09G2300/0861 ,  G09G2320/0223 ,  G09G2320/0626

    Abstract: The present invention discloses a pixel circuit and a driving method thereof, and a display device. The pixel circuit comprises a reference voltage set up sub-circuit, a charging sub-circuit and a driving sub-circuit. The reference voltage set up sub-circuit and the charging sub-circuit are connected with the driving sub-circuit respectively, and the reference voltage set up sub-circuit being used for, within a first period of time, providing for the driving sub-circuit, the charging sub-circuit being used for, within a second period of time, providing for the driving sub-circuit a data signal voltage. The driving sub-circuit comprises a driving transistor for driving the light emitting device to emit light, and a first capacitor for maintaining the reference voltage and the data signal voltage. Within a third period of time, the first capacitor discharges so that the driving transistor is turned on to drive the light emitting device to emit light.

    Pixel Driving Circuit, Driving Method, Array Substrate and Display Apparatus
    40.
    发明申请
    Pixel Driving Circuit, Driving Method, Array Substrate and Display Apparatus 审中-公开
    像素驱动电路，驱动方法，阵列基板和显示装置

    公开(公告)号：US20160372049A1

    公开(公告)日：2016-12-22

    申请号：US14771349

    申请日：2014-10-24

    Applicant: BOE TECHNOLOGY GROUP CO., LTD.

    Inventor： Ying Wang ,  Xinshe Yin ,  Liang Sun

    IPC: G09G3/3283 ,  G09G3/3225

    CPC classification number: G09G3/3283 ,  G09G3/3225 ,  G09G3/3233 ,  G09G2300/0426 ,  G09G2300/043 ,  G09G2300/0819 ,  G09G2300/0861 ,  G09G2310/0251 ,  G09G2320/0233 ,  G09G2320/045 ,  G09G2330/028

    Abstract: Provided are a pixel driving circuit, a driving method, an array substrate and a display apparatus. The pixel circuit comprises: a data line, a gate line, a first power line, a second power line, a reference signal line, a light emitting device, a driving transistor, a storage capacitor, a reset unit, a data writing unit, a compensation unit and a light emitting control unit. The pixel driving circuit can compensate and eliminate the display nonuniformity caused by the threshold voltage difference of the driving transistors.

    Abstract translation: 提供了像素驱动电路，驱动方法，阵列基板和显示装置。 像素电路包括：数据线，栅极线，第一电源线，第二电源线，参考信号线，发光器件，驱动晶体管，存储电容器，复位单元，数据写入单元， 补偿单元和发光控制单元。 像素驱动电路可以补偿和消除由驱动晶体管的阈值电压差引起的显示不均匀性。

Patent Agency Ranking