-
公开(公告)号:US10560146B2
公开(公告)日:2020-02-11
申请号:US16363788
申请日:2019-03-25
Applicant: Kandou Labs, S.A.
Inventor: Roger Ulrich , Armin Tajalli , Ali Hormati , Richard Simpson
Abstract: Methods and systems are described for receiving, over a plurality of consecutive signaling intervals, a plurality of codewords, each codeword received as a plurality of symbols via wires of a multi-wire bus, the plurality of symbols received at a plurality of multi-input comparators (MICs), wherein each symbol is received by at least two MICs, generating, for each codeword, a corresponding linear combination of the received symbols, generating a plurality of composite skew measurement signals over the plurality of consecutive signaling intervals, each composite skew measurement signal based on samples of one or more linear combinations, and updating wire-specific skew values of the wires of the multi-wire bus, wherein one or more wire-specific skew values are updated according to composite skew measurement signals associated with linear combinations formed by at least two different MICs.
-
公开(公告)号:US20190363916A1
公开(公告)日:2019-11-28
申请号:US16533592
申请日:2019-08-06
Applicant: Kandou Labs, S.A.
Inventor: Amin Shokrollahi , Brian Holden , Richard Simpson
Abstract: Vector signaling codes providing guaranteed numbers of transitions per unit transmission interval are described, along with methods and systems for their generation and use. The described architecture may include multiple communications sub-systems, each having its own communications wire group or sub-channel, clock-embedded signaling code, pre- and post-processing stages to guarantee the desired code transition density, and global encoding and decoding stages to first distribute data elements among the sub-systems, and then to reconstitute the received data from its received sub-system elements.
-
公开(公告)号:US20190238180A1
公开(公告)日:2019-08-01
申请号:US16363788
申请日:2019-03-25
Applicant: Kandou Labs, S.A.
Inventor: Roger Ulrich , Armin Tajalli , Ali Hormati , Richard Simpson
Abstract: Methods and systems are described for receiving, over a plurality of consecutive signaling intervals, a plurality of codewords, each codeword received as a plurality of symbols via wires of a multi-wire bus, the plurality of symbols received at a plurality of multi-input comparators (MICs), wherein each symbol is received by at least two MICs, generating, for each codeword, a corresponding linear combination of the received symbols, generating a plurality of composite skew measurement signals over the plurality of consecutive signaling intervals, each composite skew measurement signal based on samples of one or more linear combinations, and updating wire-specific skew values of the wires of the multi-wire bus, wherein one or more wire-specific skew values are updated according to composite skew measurement signals associated with linear combinations formed by at least two different MICs.
-
公开(公告)号:US20180351769A1
公开(公告)日:2018-12-06
申请号:US15992105
申请日:2018-05-29
Applicant: Kandou Labs, S.A.
Inventor: Armin Tajalli , Richard Simpson
IPC: H04L25/02 , H04L5/00 , H03M13/31 , H03K17/687 , H04B17/364 , H04J13/00
CPC classification number: H04L25/0272 , H03K17/6871 , H03L7/06 , H03M13/31 , H04B17/364 , H04J13/004 , H04L5/0007 , H04L25/14 , H04L25/40
Abstract: Methods and systems are described for receiving a plurality of signals in a signaling interval at a multi-input comparator (MIC), and responsively generating an analog linear combination of the received signals, amplifying the analog linear combination of the received signals using an integration stage, receiving the amplified differential voltage at two multi-phase receivers, each multi-phase receiver comprising one or more processing slices, each multi-phase receiver operating in a multi-phase processing path for processing the amplified differential voltage, wherein processing the amplified differential voltage includes generating output data decisions and phase-error information using a first multi-phase receiver of the two multi-phase receivers and selectively adjusting local speculative decision feedback equalization (DFE) slicing offsets of a second multi-phase receiver of the two multi-phase receivers according to the output data decisions generated by the first multi-phase receiver.
-
公开(公告)号:US10056903B2
公开(公告)日:2018-08-21
申请号:US15582550
申请日:2017-04-28
Applicant: Kandou Labs, S.A.
Inventor: Omid Talebi Amiri , Richard Simpson
IPC: H03K17/16 , H03K19/003 , H03K19/00 , H04B3/04
CPC classification number: H03K19/0005 , H04B3/04
Abstract: A driver for transmitting multi-level signals on a multi-wire bus is described that includes at least one current source connected to a transmission line, each current source selectively enabled to source current to the transmission line to drive a line voltage above a termination voltage of a termination voltage source connected to the transmission line via a termination impedance element, wherein each of the at least one current sources has an output impedance different than a characteristic impedance of the transmission line, and at least one current sink connected to the transmission line, each current sink selectively enabled to sink current from the transmission line to drive a line voltage below the termination voltage, each of the at least one current sinks having an output impedance different than the characteristic impedance of the transmission line.
-
公开(公告)号:US09838017B2
公开(公告)日:2017-12-05
申请号:US15176084
申请日:2016-06-07
Applicant: Kandou Labs, S.A.
Inventor: John Fox , Brian Holden , Peter Hunt , John D. Keay , Amin Shokrollahi , Andrew Kevin John Stewart , Giuseppe Surace , Roger Ulrich , Richard Simpson
IPC: H03K19/01 , H03K19/0185 , H04B1/40 , H04L29/08 , H01L23/538 , H03K19/0175 , G06F13/42 , H03K3/037 , H01L23/14
CPC classification number: H03K19/018521 , G06F13/4282 , H01L23/147 , H01L23/5384 , H01L2224/16 , H01L2924/15174 , H01L2924/15192 , H03K3/037 , H03K19/017509 , H04B1/40 , H04L67/12 , Y02D10/14 , Y02D10/151
Abstract: Systems and methods are described for transmitting data over physical channels to provide a high bandwidth, low latency interface between integrated circuit chips with low power utilization. Communication is performed using group signaling over multiple wires using a vector signaling code, where each wire carries a low-swing signal that may take on more than two signal values.
-
27.
公开(公告)号:US09596109B2
公开(公告)日:2017-03-14
申请号:US14253584
申请日:2014-04-15
Applicant: Kandou Labs, S.A.
Inventor: John Fox , Brian Holden , Ali Hormati , Peter Hunt , John D. Keay , Amin Shokrollahi , Richard Simpson , Anant Singh , Andrew Kevin John Stewart , Giuseppe Surace , Roger Ulrich
CPC classification number: H04L25/085 , H03M5/04 , H03M5/16 , H03M13/31 , H04L1/0041 , H04L1/0057 , H04L25/0272 , H04L25/03057 , H04L25/03885 , H04L2001/0094
Abstract: Systems and methods are described for transmitting data over physical channels to provide a high bandwidth, low latency interface between a transmitting device and a receiving device operating at high speed with low power utilization. Communication is performed using group signaling over sets of four wires using a vector signaling code, where each wire of a set carries a low-swing signal that may take on one of four signal values. Topologies and designs of wire sets are disclosed with preferred characteristics for group signaling communications.
Abstract translation: 描述了用于通过物理信道发送数据的系统和方法,以在低功率利用率的高速运行的发送设备和接收设备之间提供高带宽,低延迟的接口。 使用矢量信令代码,使用组合信令对四条线路进行通信,其中一组的每条线路携带可能采用四个信号值之一的低摆幅信号。 公开了用于组信令通信的优选特征的线组的拓扑和设计。
-
公开(公告)号:US09362974B2
公开(公告)日:2016-06-07
申请号:US14823870
申请日:2015-08-11
Applicant: KANDOU LABS S.A.
Inventor: John Fox , Brian Holden , Peter Hunt , John D. Keay , Amin Shokrollahi , Andrew Kevin John Stewart , Giuseppe Surace , Roger Ulrich , Richard Simpson
IPC: H04B1/40 , H04L29/08 , H03K19/0175 , H03K19/0185 , H01L23/14 , H01L23/538
CPC classification number: H03K19/018521 , G06F13/4282 , H01L23/147 , H01L23/5384 , H01L2224/16 , H01L2924/15174 , H01L2924/15192 , H03K3/037 , H03K19/017509 , H04B1/40 , H04L67/12 , Y02D10/14 , Y02D10/151
Abstract: Systems and methods are described for transmitting data over physical channels to provide a high bandwidth, low latency interface between integrated circuit chips with low power utilization. Communication is performed using group signaling over multiple wires using a vector signaling code, where each wire carries a low-swing signal that may take on more than two signal values.
-
29.
公开(公告)号:US09357036B2
公开(公告)日:2016-05-31
申请号:US14842511
申请日:2015-09-01
Applicant: Kandou Labs, S.A.
Inventor: John Fox , Brian Holden , Peter Hunt , John D. Keay , Amin Shokrollahi , Richard Simpson , Anant Singh , Andrew Kevin John Stewart , Giuseppe Surace
CPC classification number: H04L25/4906 , G06F13/426 , H03M5/16 , H03M5/20 , H04L25/0272 , H04L25/4917 , H04L25/493 , H04L69/04 , Y02D10/14 , Y02D10/151
Abstract: Systems and methods are described for transmitting data over physical channels to provide a high speed, low latency interface such as between a memory controller and memory devices with significantly reduced or eliminated Simultaneous Switching Output noise. Controller-side and memory-side embodiments of such channel interfaces are disclosed which do not require additional pin count or data transfer cycles, have low power utilization, and introduce minimal additional latency. In some embodiments of the invention, three or more voltage levels are used for signaling.
-
公开(公告)号:US11671288B2
公开(公告)日:2023-06-06
申请号:US17517042
申请日:2021-11-02
Applicant: Kandou Labs, S.A.
Inventor: Ali Hormati , Richard Simpson
CPC classification number: H04L25/03949 , H04L7/0087 , H04L7/033 , H04L25/03057 , H04L25/03885 , H04L7/0025
Abstract: Methods and systems are described for generating two comparator outputs by comparing a received signal to a first threshold and a second threshold according to a sampling clock, the first and second thresholds determined by an estimated amount of inter-symbol interference on a multi-wire bus, selecting one of the two comparator outputs as a data decision, the selection based on at least one prior data decision, and selecting one of the two comparator outputs as a phase-error decision, the phase error decision selected in response to identification of a predetermined data decision pattern.
-
-
-
-
-
-
-
-
-