知搜-全球专利检索

  1. 登录
  2. 注册

搜索结果

2475 条记录 (耗时 0.035 秒)

    Data transmission method and apparatus
    2.
    发明授权
    Data transmission method and apparatus 有权

    公开(公告)号：US12068895B2

    公开(公告)日：2024-08-20

    申请号：US18166529

    申请日：2023-02-09

    申请人： Huawei Technologies Co., Ltd.

    发明人： Lei Wang ,  Lei Zhang

    IPC分类号： H04L27/20 ,  H04L27/22

    CPC分类号： H04L27/20 ,  H04L27/22

    摘要： Embodiments of this application provide a data transmission method and apparatus. A method at a transmit end includes: obtaining a first sequence, where the first sequence includes a first sub-sequence and a second sub-sequence; mapping the first sub-sequence into K third sub-sequences based on a preset sequence group; performing differential coding and phase modulation on the second sub-sequence to obtain a fourth sequence whose length is K′; obtaining K fifth sub-sequences based on the K third sub-sequences and the K′ fourth sub-sequences; and outputting a second sequence including the K fifth sub-sequences. A method at a receive end includes: obtaining a second sequence including K fifth sub-sequences, and detecting the K fifth sub-sequences based on a preset sequence group to obtain a first sub-sequence; and performing differential demodulation based on the first sub-sequence to obtain a second sub-sequence, so that a first sequence is determined.

    Frequency offset estimation
    6.
    发明授权
    Frequency offset estimation 有权

    公开(公告)号：US11962443B2

    公开(公告)日：2024-04-16

    申请号：US18008388

    申请日：2021-06-08

    申请人： Nordic Semiconductor ASA

    发明人： Daniel Ryan

    IPC分类号： H04L27/22 ,  H04B1/00 ,  H04L27/233

    CPC分类号： H04L27/2334

    摘要： A receiver comprises a matched filter bank, decision logic and a frequency offset estimator. The matched filter bank comprises an input for receiving data representative of a frequency- or phase-modulated signal. The decision logic generates a sequence of demodulated symbol values from outputs of the matched filter bank. The frequency offset estimator determines a first phase value from a first output and a second phase value from a second output of the matched filter bank, the second output being offset from the first by L symbol periods. It also determines a phase adjustment value from an L-symbol subsequence within the sequence of demodulated symbol values, each subsequence value being determined from values output by the matched filter bank between the first and second outputs. It estimates a frequency offset based on the difference between the first phase value plus the phase adjustment value, and the second phase value.

    METHODS AND APPARATUS FOR DEMODULATING DIGITAL SIGNALS
    9.
    发明公开
    METHODS AND APPARATUS FOR DEMODULATING DIGITAL SIGNALS 审中-公开

    公开(公告)号：US20230379200A1

    公开(公告)日：2023-11-23

    申请号：US18364308

    申请日：2023-08-02

    申请人： STMicroelectronics Asia Pacific Pte Ltd.

    发明人： Ade Putra ,  Kusuma Adi Ningrat ,  Mythreyi Nagarajan

    IPC分类号： H04L27/22 ,  G06F3/041

    CPC分类号： H04L27/22 ,  G06F3/04166 ,  G06F3/04162 ,  H03M1/124

    摘要： A device includes an analog to digital converter configured to convert voltages into a digital signal by sampling the voltages at a fixed sampling time; a first multiplier configured to multiply the digital signal with in-phase coefficients, the in-phase coefficients generated to produce a demodulated in-phase signal at a demodulation signal frequency; a first adder configured accumulate the demodulated in-phase signal to output in-phase magnitude values; a second multiplier configured to multiply the digital signal with quadrature coefficients, the quadrature coefficients generated to produce a demodulated quadrature signal at the demodulation signal frequency; and a second adder configured to accumulate the demodulated quadrature signal to output quadrature magnitude values.