摘要:
Provided are a spin logic device based on a magnetic tunnel junction and an electronic apparatus comprising the same. According to an embodiment, the spin logic device may comprise: a current wiring; a magnetic tunnel junction, which comprises a free magnetic layer, a fixed magnetic layer, and a potential barrier layer located therebetween, which are stacked on the current wiring; and a current source for providing an input current to the current wiring, wherein the input current comprises a first, a second, and a third in-plane currents, directions of which are different from a direction of a magnetization axis of the free magnetic layer or there is a vertical component in that direction, and the first and the second in-plane currents are logical input currents while the third in-plane current is used to control the implementation mode of the spin logic device.
摘要:
The present disclosure relates to a processing device including a memory configured to store data to be computed; a computational circuit configured to compute the data to be computed, which includes performing acceleration computations on the data to be computed by using an adder circuit and a multiplier circuit; and a control circuit configured to control the memory and the computational circuit, which includes performing acceleration computations according to the data to be computed. The present disclosure may have high flexibility, good configurability, fast computational speed, low power consumption, and other features.
摘要:
A processing device with dynamically configurable operation bit width, characterized by comprising: a memory for storing data, the data comprising data to be operated, intermediate operation result, final operation result, and data to be buffered in a neural network; a data width adjustment circuit for adjusting the width of the data to be operated, the intermediate operation result, the final operation result, and/or the data to be buffered; an operation circuit for operating the data to be operated, including performing operation on data to be operated of different bit widths by using an adder circuit and a multiplier; and a control circuit for controlling the memory, the data width adjustment circuit and the operation circuit. The device of the present disclosure can have the advantages of strong flexibility, high configurability, fast operation speed, low power consumption or the like.
摘要:
This application relates to a method and apparatus for outputting signals. In one aspect, the apparatus includes a signal control unit configured to generate two or more control signals upon two or more conditions, which respectively correspond to the two or more control signals being satisfied. The apparatus also includes a signal output unit configured to output a final output signal depending on the two or more control signals upon an input signal being inputted into the signal output unit.
摘要:
A method of capturing user control inputs includes providing a first navigation member slidably coupled on a housing portion of a portable computer and a stationary second navigation member external to and independent of the portable computer. An input card is provided that includes an optical navigation sensor and is configured with a size and a shape for deployment of the input card in a first releasably fixed arrangement relative to the first navigation member and a second movable arrangement relative to the stationary second navigation member. A first user control input is captured for controlling a function of the portable computer, via communication between the input card and the portable computer, based on relative motion between the optical navigation sensor of the input card and one of respective movable first navigation member and stationary second navigation member.
摘要:
In order to delay, as far as possible, the time at which the interrupt request at the newest highest priority level is determined and to shorten the response time for an interrupt request with a high priority level, a microprocessor has control circuit 15, when an interrupt request is received, for inputting an interrupt priority level value obtained from a group of interrupt request signals IPL0# to IPL2 # simultaneously with the input of an interrupt vector for an interrupt request from a plurality of data buses D0 to D15, setting this interrupt level value in a mask register 13 as the mask level when the interrupt process is executed; and controlling a mask circuit 11 for masking an interrupt request of an interrupt priority level the same as or lower than an interrupt priority request level received during the execution of the interrupt process.