知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

323 records (took 0.025 seconds)

    Frequency down-conversion
    4.
    发明授权
    Frequency down-conversion 有权
    频率下转换

    公开(公告)号：US09331634B2

    公开(公告)日：2016-05-03

    申请号：US14449556

    申请日：2014-08-01

    Applicant: NXP B.V.

    Inventor： Frank Leong ,  Salvatore Drago

    IPC: H04B1/26 ,  H03D7/16 ,  H03D7/18 ,  H04B1/16

    CPC classification number: H03D7/165 ,  H03D7/161 ,  H03D7/166 ,  H03D7/18 ,  H04B1/16

    Abstract: Apparatus and methods concern down-converting a radio frequency (RF) signal. As an example, one apparatus includes a first mixer and a second mixer. The first mixer down-converts an RF signal to produce a first intermediate frequency (IF) signal. The second mixer down-converts the first IF signal to produce a second IF signal having a plurality of phase components. The down-converter also includes a plurality of summing circuits. Each of the summing circuits is configured to combine various ones of the phase components of the second IF signal to produce a respective phase component of a third IF signal. The number of phase components in the third IF signal is different from the number of phase components in the second IF signal.

    Abstract translation: 装置和方法涉及下变频射频（RF）信号。 作为示例，一个装置包括第一混合器和第二混合器。 第一混频器对RF信号进行下变频以产生第一中频（IF）信号。 第二混频器对第一IF信号进行下变频以产生具有多个相位分量的第二IF信号。 下变换器还包括多个求和电路。 每个求和电路被配置为组合第二IF信号的各个相位分量以产生第三IF信号的相应相位分量。 第三IF信号中的相位分​​量的数量与第二IF信号中的相位分​​量的数量不同。

    Power combiner and fixed/adjustable CPL antennas
    5.
    发明授权
    Power combiner and fixed/adjustable CPL antennas 有权
    功率组合器和固定/可调CPL天线

    公开(公告)号：US09263787B2

    公开(公告)日：2016-02-16

    申请号：US14213897

    申请日：2014-03-14

    Applicant: DockOn AG

    Inventor： Alexandre Dupuy ,  Forrest Brown ,  Patrick Rada

    IPC: H01P5/12 ,  H01P5/19 ,  H03D1/08 ,  H01Q7/00 ,  H01Q21/00 ,  H03D1/18 ,  H03D7/02 ,  H03D7/12 ,  H03D7/16 ,  H03F3/191

    CPC classification number: H01P5/19 ,  H01Q7/00 ,  H01Q21/0075 ,  H03D1/08 ,  H03D1/18 ,  H03D7/02 ,  H03D7/12 ,  H03D7/165 ,  H03D7/166 ,  H03D11/04 ,  H03D11/08 ,  H03D2200/0043 ,  H03D2200/0098 ,  H03F1/08 ,  H03F3/04 ,  H03F3/191 ,  H03F2200/165 ,  H03F2200/294 ,  H03G11/04

    Abstract: An N-way radio frequency (RF) divider/combiner is formed as a combination including an input port electrically coupled to a first 2-way divider/combiner and a second 2-way divider/combiner. An antenna may be coupled to at least one port of the N-way divider. The antenna may be formed as a compound printed loop (CPL) antenna. The N-way RF divider/combiner may be configured to provide N inputs and M output ports, wherein N and M are integers and any of the M output ports and N input ports can be connected to any combinations of devices. Such devices may include, e.g., an antenna including but not limited to a CPL antenna, RF receive port, transmit port, amplifier, RF switch, low noise amplifier (LNA), oscillator, tuning circuit, matching circuit, lumped element circuit, active circuit, diode, adjustable inductive circuit, and adjustable capacitive circuit.

    Abstract translation: 形成N路射频（RF）分频器/组合器作为组合，其包括电耦合到第一2路分频器/组合器和第二2路分频器/组合器的输入端口。 天线可以耦合到N路分频器的至少一个端口。 天线可以形成为复合印刷环（CPL）天线。 N路RF分频器/组合器可以被配置为提供N个输入和M个输出端口，其中N和M是整数，并且M个输出端口和N个输入端口中的任一个可以连接到设备的任何组合。 这样的设备可以包括例如包括但不限于CPL天线，RF接收端口，发射端口，放大器，RF开关，低噪声放大器（LNA），振荡器，调谐电路，匹配电路，集总元件电路，有源 电路，二极管，可调电感电路和可调容性电路。

    LOGARITHMIC AMPLIFIER WITH UNIVERSAL DEMODULATION CAPABILITIES
    6.
    发明申请
    LOGARITHMIC AMPLIFIER WITH UNIVERSAL DEMODULATION CAPABILITIES 有权
    具有通用解调能力的对数放大器

    公开(公告)号：US20150295543A1

    公开(公告)日：2015-10-15

    申请号：US14750406

    申请日：2015-06-25

    Applicant: DockOn AG

    Inventor： Forrest Brown ,  Patrick Rada ,  Alexandre Dupuy

    IPC: H03F1/08 ,  H03D7/16 ,  H03D1/18 ,  H03F3/04

    CPC classification number: H01P5/19 ,  H01Q7/00 ,  H01Q21/0075 ,  H03D1/08 ,  H03D1/18 ,  H03D7/02 ,  H03D7/12 ,  H03D7/165 ,  H03D7/166 ,  H03D11/04 ,  H03D11/08 ,  H03D2200/0043 ,  H03D2200/0098 ,  H03F1/08 ,  H03F3/04 ,  H03F3/191 ,  H03F2200/165 ,  H03F2200/294 ,  H03G11/04

    Abstract: A logarithmic amplifier (LDA) is described that includes an amplifier configured to oscillate a modulated input signal, a feedback establishing a 180 degree phase shift between the amplifier input and the output and maintaining oscillation of the input signal, a parallel resonant circuit connected to the amplifier output causing the amplifier to resonate at or around a center frequency, and a controller connected to the amplifier input cyclically terminating oscillation of the input signal each time a pre-determined threshold of current is detected, the controller including a low pass filter configured to generate a second output signal having a repetition frequency. The LDA may be used for AM with or without a PLL and/or a superheterodyne. The LDA may be implemented as a mixer and used for phase demodulation. The LDA may be used for phase demodulation. The LDA may be used in place of a low noise amplifier.

    Abstract translation: 描述了对数放大器（LDA），其包括被配置为振荡调制输入信号的放大器，在放大器输入和输出之间建立180度相移并保持输入信号的振荡的反馈，并联谐振电路 放大器输出使得放大器在中心频率处或周围谐振，以及连接到放大器输入端的控制器，每当检测到电流的预定阈值时循环地终止输入信号的振荡，则控制器包括低通滤波器， 产生具有重复频率的第二输出信号。 LDA可用于具有或不具有PLL和/或超外差的AM。 LDA可以实现为混频器并用于相位解调。 LDA可用于相位解调。 可以使用LDA代替低噪声放大器。

    HARMONIC REJECTIVE PASSIVE UP CONVERTER
    7.
    发明申请
    HARMONIC REJECTIVE PASSIVE UP CONVERTER 有权
    HARMONIC REJECTIVE被动上变频器

    公开(公告)号：US20150094004A1

    公开(公告)日：2015-04-02

    申请号：US14040066

    申请日：2013-09-27

    Applicant: QUALCOMM Incorporated

    Inventor： Sameer Vasantlal VORA ,  Jeremy Darren DUNWORTH

    IPC: H03D7/16

    CPC classification number: H03D7/165 ,  H03D7/1441 ,  H03D7/1458 ,  H03D7/1466 ,  H03D7/166 ,  H03D2200/0086

    Abstract: Methods and apparatuses are presented for harmonic reject upconverting a baseband signal using at least one quadrature passive upconversion mixer. In some embodiments, an apparatus may include a first quadrature passive mixer configured to receive a first baseband input and a first LO input, and a second quadrature passive mixer configured to receive a second baseband input and a second LO input. A first output of said first passive mixer may be directly connected to a first output of said second passive mixer and together coupled to a first amplifier input. A second output of said first passive mixer may be directly connected to a second output of said second passive mixer and together coupled to a second amplifier input. The transmitter may be configured to output an upconverted signal with at least one rejected harmonic spurious mixing product based on the first and second amplifier inputs.

    Abstract translation: 提出了使用至少一个正交无源上变频混频器对谐波抑制上变频基带信号的方法和装置。 在一些实施例中，设备可以包括被配置为接收第一基带输入和第一LO输入的第一正交无源混频器，以及被配置为接收第二基带输入和第二LO输入的第二正交无源混频器。 所述第一无源混频器的第一输出可以直接连接到所述第二无源混频器的第一输出端并且一起耦合到第一放大器输入端。 所述第一无源混频器的第二输出可以直接连接到所述第二无源混频器的第二输出并且一起耦合到第二放大器输入。 发射机可以被配置为基于第一和第二放大器输入，输出具有至少一个拒绝谐波杂散混合乘积的上变频信号。

    Dual channel reception
    8.
    发明授权
    Dual channel reception 有权
    双频道接收

    公开(公告)号：US08903022B2

    公开(公告)日：2014-12-02

    申请号：US13127682

    申请日：2009-11-04

    Applicant: Risto Olavi Vaisanen

    Inventor： Risto Olavi Vaisanen

    IPC: H03K9/06 ,  H04L5/06

    CPC classification number: H04B1/16 ,  H03D3/007 ,  H03D7/166 ,  H04B1/0007 ,  H04B1/0057 ,  H04L5/06 ,  H04L27/06 ,  H04L27/38

    Abstract: There is provided a solution for simultaneous reception of dual channel transmission. The solution is based on applying a first and a second oscillating signals, mixing and adding in order to separate the in-phase and quadrature components of first and second signals from a combined radio frequency signal received as input.

    Abstract translation: 提供了用于同时接收双通道传输的解决方案。 该解决方案基于施加第一和第二振荡信号，混合和相加，以便从作为输入接收的组合射频信号中分离第一和第二信号的同相和正交分量。

    Harmonic rejection mixer architecture with reduced sensitivity to gain and phase mismatches
    9.
    发明授权
    Harmonic rejection mixer architecture with reduced sensitivity to gain and phase mismatches 有权
    谐波抑制混频器架构，增益和相位不匹配的灵敏度降低

    公开(公告)号：US08838057B2

    公开(公告)日：2014-09-16

    申请号：US13331792

    申请日：2011-12-20

    Applicant: Raja Pullela ,  Vamsi Paidi ,  Rahul Bhatia

    Inventor： Raja Pullela ,  Vamsi Paidi ,  Rahul Bhatia

    IPC: H04B1/10 ,  H03D7/16 ,  H03D7/14

    CPC classification number: H03D7/1466 ,  H03D7/166 ,  H03D2200/0086

    Abstract: A harmonic rejection mixer includes a first scaling circuit for scaling an RF signal to generate a plurality of scaled RF signals, a first switching stage for sampling the scaled RF signals using a first plurality of switching signals, and a second mixing stage for mixing the sampled RF signals with a second plurality of switching signals to generate a plurality of frequency translated signals having different phases. A combiner adds the frequency translated signals together to generate a first plurality of baseband versions of the RF signal. A first amplifier stage processes the first plurality of baseband versions to generate a second plurality of baseband versions. The mixer further includes a second scaling circuit for scaling the second plurality of baseband versions and a second amplifier stage to generate an in-phase baseband signal and a quadrature baseband signal from the scaled second plurality of baseband versions.

    Abstract translation: 谐波抑制混频器包括用于缩放RF信号以产生多个缩放的RF信号的第一缩放电路，用于使用第一多个开关信号对缩放的RF信号进行采样的第一开关级，以及用于混合采样的第二混频阶段 具有第二多个开关信号的RF信号以产生具有不同相位的多个频率转换信号。 组合器将频率转换的信号加在一起以产生RF信号的第一多个基带版本。 第一放大器级处理第一多个基带版本以产生第二多个基带版本。 混频器还包括用于缩放第二多个基带版本的第二缩放电路和第二放大器级，以从缩放的第二多个基带版本生成同相基带信号和正交基带信号。

    Complex Intermediate Frequency Mixer Stage and Calibration Thereof
    10.
    发明申请
    Complex Intermediate Frequency Mixer Stage and Calibration Thereof 有权
    复杂的中频混频器及其校准

    公开(公告)号：US20130183921A1

    公开(公告)日：2013-07-18

    申请号：US13823785

    申请日：2011-09-16

    Applicant: Fenghao Mu ,  Lars Sundström ,  Leif Wilhelmsson

    Inventor： Fenghao Mu ,  Lars Sundström ,  Leif Wilhelmsson

    IPC: H04B1/06

    CPC classification number: H04B1/06 ,  H03D7/166 ,  H03D7/18

    Abstract: The invention relates to a complex intermediate frequency (CIF) mixer stage, methods of operation thereof, and methods of calibration thereof. The CIF mixer stage comprises numerous individual mixers driven by IF clock signals to down-convert received IF signals into a set of signals at baseband frequency which are further combined to form a lower side band signal and an upper side band signal. The IF clock signals used have a predefined phase relationship among them, which involves tunable phase skews. By calibration of the conversion gains and the phases of the IF clock signals the gain and phase imbalance introduced in a preceding radio frequency mixer stage and/or the CIF mixer stage can be cancelled. Further, in-channel IQ leakage control can be applied to the lower side band signal and/or the upper side band signal. The CIF mixer stage can thus effectively suppress image interference and IQ leakage.

    Abstract translation: 本发明涉及复杂中频（CIF）混频器级，其操作方法及其校准方法。 CIF混频器级包括由IF时钟信号驱动的多个单独的混频器，以将接收到的IF信号降频转换成基带频率的一组信号，这些信号进一步组合以形成下边带信号和上边带信号。 所使用的IF时钟信号之间具有预定的相位关系，这涉及可调节的相位偏差。 通过校准转换增益和IF时钟信号的相位，可以取消在前一个射频混频器级和/或CIF混频器级中引入的增益和相位不平衡。 此外，信道内IQ泄漏控制可以应用于下边带信号和/或上边带信号。 因此，CIF混频器级可以有效地抑制图像干扰和IQ泄漏。

Patent Agency Ranking