Integrated Assemblies Containing Two-Dimensional Materials

    公开(公告)号:US20220069124A1

    公开(公告)日:2022-03-03

    申请号:US17524653

    申请日:2021-11-11

    摘要: Some embodiments include an integrated assembly having a semiconductor material with a more-doped region adjacent to a less-doped region. A two-dimensional material is between the more-doped region and a portion of the less-doped region. Some embodiments include an integrated assembly which contains a semiconductor material, a metal-containing material over the semiconductor material, and a two-dimensional material between a portion of the semiconductor material and the metal-containing material. Some embodiments include a transistor having a first source/drain region, a second source/drain region, a channel region between the first and second source/drain regions, and a two-dimensional material between the channel region and the first source/drain region.

    Control gate structures for field-effect transistors

    公开(公告)号:US11121223B2

    公开(公告)日:2021-09-14

    申请号:US16685205

    申请日:2019-11-15

    摘要: Field-effect transistors, and apparatus including such field-effect transistors, including a gate dielectric overlying a semiconductor and a control gate overlying the gate dielectric. The control gate might include an instance of a first polycrystalline silicon-containing material containing polycrystalline silicon, and an instance of a second polycrystalline silicon-containing material containing polycrystalline silicon-germanium or polycrystalline silicon-germanium-carbon.

    CONTROL GATE STRUCTURES FOR FIELD-EFFECT TRANSISTORS

    公开(公告)号:US20210151573A1

    公开(公告)日:2021-05-20

    申请号:US16685205

    申请日:2019-11-15

    摘要: Field-effect transistors, and apparatus including such field-effect transistors, including a gate dielectric overlying a semiconductor and a control gate overlying the gate dielectric. The control gate might include an instance of a first polycrystalline silicon-containing material containing polycrystalline silicon, and an instance of a second polycrystalline silicon-containing material containing polycrystalline silicon-germanium or polycrystalline silicon-germanium-carbon.

    Memory devices and memory device forming methods

    公开(公告)号:US10535711B2

    公开(公告)日:2020-01-14

    申请号:US15792585

    申请日:2017-10-24

    发明人: Chandra Mouli

    摘要: Some embodiments include memory devices having a wordline, a bitline, a memory element selectively configurable in one of three or more different resistive states, and a diode configured to allow a current to flow from the wordline through the memory element to the bitline responsive to a voltage being applied across the wordline and the bitline and to decrease the current if the voltage is increased or decreased. Some embodiments include memory devices having a wordline, a bitline, memory element selectively configurable in one of two or more different resistive states, a first diode configured to inhibit a first current from flowing from the bitline to the wordline responsive to a first voltage, and a second diode comprising a dielectric material and configured to allow a second current to flow from the wordline to the bitline responsive to a second voltage.

    Apparatuses Having Body Connection Lines Coupled with Access Devices

    公开(公告)号:US20190181143A1

    公开(公告)日:2019-06-13

    申请号:US16279262

    申请日:2019-02-19

    IPC分类号: H01L27/108 H01L29/78

    摘要: Some embodiments include an apparatus having a transistor associated with a vertically-extending semiconductor pillar. The transistor includes an upper source/drain region within the vertically-extending semiconductor pillar, a lower source/drain region within the vertically-extending semiconductor pillar, and a channel region within the vertically-extending semiconductor pillar and between the upper and lower source/drain regions. The transistor also includes a gate along the channel region. A wordline is coupled with the gate of the transistor. A digit line is coupled with the lower source/drain region of the transistor. A programmable device is coupled with the upper source/drain region of the transistor. A body connection line is over the wordline and extends parallel to the wordline. The body connection line has a lateral edge that penetrates into the vertically-extending semiconductor material pillar. The body connection line is of a different composition than the semiconductor material pillar.