MEMORY SYSTEM AND OPERATION METHOD THEREOF
    1.
    发明申请

    公开(公告)号:US20170154682A1

    公开(公告)日:2017-06-01

    申请号:US15099369

    申请日:2016-04-14

    Abstract: A memory system includes: a memory apparatus suitable for providing read data; and a plurality of equalizing units respectively suitable for rotationally performing equalization operations to the read data in different directions in a two-dimensional inter-symbol interference (2D ISI) mask, wherein the 2D ISI mask comprises the read data of a victim cell and a plurality of interference data, which exert interferential influence on the read data, of interference cells neighboring the victim cell, and wherein a first one of the equalizing units generates a first equalization information by performing the equalization operation to the read data in a first one of the different directions based on a third equalization information received from a third one of the equalizing units, and provides the generated first equalization information to a second one of the equalizing units.

    MEMORY SYSTEM FOR INTERFERENCE COMPENSATION AND OPERATING METHOD THEREOF

    公开(公告)号:US20200327947A1

    公开(公告)日:2020-10-15

    申请号:US16848578

    申请日:2020-04-14

    Abstract: A memory system includes a memory device including a plurality of memory cells, and a controller configured to access the plurality of memory cells. The controller includes a data read block configured to read first data from one or more pages included in first memory cells, determine a target memory cell subject to a compensation based on the first data, and read second data from one or more pages of second memory cells adjacent to the target memory cell, and an equalizer configured to convert the second data into symbol interfering data, check a probability of the first data from a lookup table according to the symbol interfering data, and determine the compensation on the first data based on the probability.

    CONCATENATED ERROR CORRECTION DEVICE
    10.
    发明申请
    CONCATENATED ERROR CORRECTION DEVICE 有权
    已定义的错误修正设备

    公开(公告)号:US20150155888A1

    公开(公告)日:2015-06-04

    申请号:US14555656

    申请日:2014-11-27

    Abstract: A concatenated error correction device may be provided that includes: a first encoder which encodes a plurality of blocks arranged in a column direction and a row direction into a block-wise product code consisting of column codes and row codes by applying a first error correction code to the blocks in each of the column direction and the row direction; and a second encoder which receives K number of source symbols and applies a second error correction code to the source symbols, and then encodes into N number of symbols including N-K number of parity symbols. The N number of symbols form the plurality of blocks. K and N are natural numbers.

    Abstract translation: 可以提供一种级联纠错装置,其包括:第一编码器,通过应用第一纠错码将由列方向和行方向排列的多个块编码成由列码和行码组成的块式产品代码 到列方向和行方向中的每一个的块; 以及第二编码器,其接收K个源符号,并向源符号应用第二纠错码,然后将其编码为包括N-K个奇偶校验符号的N个符号。 N个符号形成多个块。 K和N是自然数。

Patent Agency Ranking