-
公开(公告)号:US12185533B2
公开(公告)日:2024-12-31
申请号:US18351096
申请日:2023-07-12
Applicant: Kioxia Corporation
Inventor: Hideto Takekida
IPC: H01L25/065 , G11C16/08 , H10B41/35 , H10B41/20
Abstract: According to one embodiment, a semiconductor memory device includes a first cell region including a plurality of memory cells, a second cell region including a plurality of memory cells, a connection region between the first cell region and the second cell region, and a row decoder for propagating a voltage to word lines in the first and second cell regions via the connection region.
-
公开(公告)号:US12068053B2
公开(公告)日:2024-08-20
申请号:US17903889
申请日:2022-09-06
Applicant: KIOXIA CORPORATION
Inventor: Hideto Takekida
Abstract: A semiconductor device includes a substrate, a first external connection pad separated from the substrate in a first direction, which is a thickness direction thereof, a first coil separated from the substrate in the first direction and electrically connected to the connection pad, a first stacked body between the connection pad and the substrate and between the first coil and the substrate, the first stacked body including a first insulator, a first wiring therein, and a first pad electrically connected to the wiring, and a second stacked body between the first stacked body and the substrate, the second stacked body including a second insulator, a second wiring therein, a second pad electrically connected to the second wiring, and a second coil. The first insulator contacts the second insulator. The first pad contacts the second pad. A part of the first coil overlaps the second coil in the first direction.
-
公开(公告)号:US11502100B2
公开(公告)日:2022-11-15
申请号:US17011451
申请日:2020-09-03
Applicant: Kioxia Corporation
Inventor: Kaito Shirai , Hideto Takekida , Tatsuo Izumi , Reiko Shamoto , Takahisa Kanemura , Shigeo Kondo
IPC: H01L27/11582 , H01L29/51 , H01L27/11565 , H01L21/28 , H01L27/1157
Abstract: According to one embodiment, the stacked body includes a first stacked portion including a plurality of electrode layers, a second stacked portion including a plurality of electrode layers, and being disposed separately from the first stacked portion in the first direction, and a connection portion including a high dielectric layer provided between the first stacked portion and the second stacked portion and having a dielectric constant higher than a dielectric constant of the insulator. The column-shaped portion includes a first portion provided in the first stacked portion and extending in the first direction of the stacked body, a second portion provided in the second stacked portion and extending in the first direction, and an intermediate portion provided in the connection portion and connected the first portion to the second portion.
-
公开(公告)号:US11744067B2
公开(公告)日:2023-08-29
申请号:US16794022
申请日:2020-02-18
Applicant: KIOXIA CORPORATION
Inventor: Hideto Takekida
IPC: G11C16/08 , H10B41/35 , H01L25/065 , H10B41/20
CPC classification number: H10B41/35 , G11C16/08 , H01L25/0657 , H10B41/20
Abstract: According to one embodiment, a semiconductor memory device includes a first cell region including a plurality of memory cells, a second cell region including a plurality of memory cells, a connection region between the first cell region and the second cell region, and a row decoder for propagating a voltage to word lines in the first and second cell regions via the connection region.
-
公开(公告)号:US11869851B2
公开(公告)日:2024-01-09
申请号:US17189725
申请日:2021-03-02
Applicant: Kioxia Corporation
Inventor: Hideto Takekida
IPC: H01L23/535 , H01L23/00 , H01L23/528 , H01L23/532 , H01L23/522 , H10B43/27
CPC classification number: H01L23/562 , H01L23/5226 , H01L23/5283 , H01L23/535 , H01L23/53257 , H10B43/27
Abstract: A semiconductor storage device includes a substrate, a first stacked body provided above the substrate and having a side portion configured in a staircase pattern, a plurality of columnar portions passing through the first stacked body, a second stacked body provided in an outer edge portion of the substrate, and a plurality of first slits. The first stacked body include a plurality of first insulating layers and a plurality of conductive layers that are alternately stacked. The second stacked body includes the plurality of first insulating layers and the plurality of conductive layers that are alternately stacked. The plurality of first slits extends through the first and second stacked bodies in a direction intersecting a stacking direction of the first stacked body.
-
公开(公告)号:US11849586B2
公开(公告)日:2023-12-19
申请号:US17958849
申请日:2022-10-03
Applicant: Kioxia Corporation
Inventor: Kaito Shirai , Hideto Takekida , Tatsuo Izumi , Reiko Shamoto , Takahisa Kanemura , Shigeo Kondo
CPC classification number: H10B43/27 , H01L29/40117 , H01L29/517 , H10B43/10 , H10B43/35
Abstract: A semiconductor device is provided, including: a substrate; a first stacked portion including a plurality of first electrode layers stacked in a first direction via a first insulator; a second stacked portion provided above the first stacked portion and including a plurality of second electrode layers stacked in the first direction via a second insulator; a connection portion provided between the first stacked portion and the second stacked portion, and including a third insulator; a column-shaped portion extending in the first stacked portion, the second stacked portion, and the connection portion in the first direction, and including a semiconductor body and a charge storage portion; and a semiconductor pillar provided between the substrate and the column-shaped portion, and in contact with the substrate and the semiconductor body of the column-shaped portion.
-
公开(公告)号:US11386959B2
公开(公告)日:2022-07-12
申请号:US17191563
申请日:2021-03-03
Applicant: KIOXIA CORPORATION
Inventor: Hideto Takekida
Abstract: A semiconductor storage device includes a memory string and a row decoder configured to apply voltages to first to fourth select gate lines and first and second word lines connected to the memory string. A sequencer has first mode for erasing the entire memory string and a second mode for erasing just a portion of the memory string. In the first mode, a first voltage is applied to the bit line and the source line, a second voltage lower than the first voltage is applied to the first select gate line, a third voltage is applied to the second select gate line, a fourth voltage is applied to the third select gate line, a fifth voltage lower than the first voltage is applied to the fourth select gate line, and a sixth voltage lower than the first to fifth voltages is applied to the first and second word lines.
-
公开(公告)号:US11908520B2
公开(公告)日:2024-02-20
申请号:US17459420
申请日:2021-08-27
Applicant: Kioxia Corporation
Inventor: Hideto Takekida
IPC: G11C16/16 , G11C16/08 , G11C16/26 , H01L23/522 , H01L23/528 , G11C16/10 , H10B43/10 , H10B43/20 , H10B43/35 , H10B43/40
CPC classification number: G11C16/08 , G11C16/10 , G11C16/26 , H01L23/5226 , H01L23/5283 , H10B43/10 , H10B43/20 , H10B43/35 , H10B43/40
Abstract: According to one embodiment, a memory device includes a first chip and a second chip provided over the first chip. The first chip includes a first substrate, a first electrode, and a first memory cell array provided between the first substrate and the first electrode. The second chip includes a second substrate, a second electrode in contact with the first electrode, and a second memory cell array provided between the second substrate and the second electrode.
-
公开(公告)号:US11895839B2
公开(公告)日:2024-02-06
申请号:US17675826
申请日:2022-02-18
Applicant: Kioxia Corporation
Inventor: Hideto Takekida
CPC classification number: H10B43/27 , G11C16/0466 , G11C16/0483 , G11C16/10 , G11C16/26 , G11C16/3459 , H10B41/27 , H10B41/35 , H10B43/35 , G11C2211/561
Abstract: A semiconductor storage device includes a stack, a channel layer, a first charge storage portion, and a second charge storage portion. The stack includes a plurality of conductive layers and a plurality of insulating layers, and the plurality of conductive layers and the plurality of insulating layers are alternately stacked one by one in a first direction. The channel layer extends in the first direction in the stack. The first charge storage portion is provided between the channel layer and each of the plurality of conductive layers in a second direction intersecting with the first direction. The second charge storage portion includes a portion interposed between two adjacent conductive layers in the plurality of conductive layers in the first direction.
-
公开(公告)号:US11887926B2
公开(公告)日:2024-01-30
申请号:US17188423
申请日:2021-03-01
Applicant: KIOXIA CORPORATION
Inventor: Hideto Takekida , Shotaro Kuzukawa , Kazuhiro Nojima
IPC: H01L23/522 , H10B41/27 , H10B43/27 , H10B43/40 , H10B43/10
CPC classification number: H01L23/5226 , H10B41/27 , H10B43/10 , H10B43/27 , H10B43/40
Abstract: A semiconductor storage device includes a substrate and a memory cell array. The memory cell array is above the substrate in a first direction. The memory cell array includes first to third regions arranged in a second direction. The memory cell array comprises a first stack in the first and third regions, first and second semiconductor layers extending through the first stack in the first and third regions, respectively, a second stack in the second region, a first contact extending through the second stack, a fourth insulating layer extending in the first and second directions in the second region, and a fifth insulating layer extending in the first direction and a third direction in the second region. A distance from a bottom end of the fourth insulating layer to the substrate is different from a distance from a bottom end of the fifth insulating layer to the substrate.
-
-
-
-
-
-
-
-
-