Manufacturing method of semiconductor device

    公开(公告)号:US12062552B2

    公开(公告)日:2024-08-13

    申请号:US17516545

    申请日:2021-11-01

    IPC分类号: H01L21/56 H01L21/66

    CPC分类号: H01L21/56 H01L22/12

    摘要: A method for manufacturing a semiconductor device includes obtaining a shear stress FT at which that a value obtained by dividing a loss elastic modulus by a storage elastic modulus equals 1 for each of a plurality of candidate heat conductive greases at each of a plurality of temperatures that are within a prescribed control temperature range determined based on an operation temperature range of the semiconductor device to be manufactured; selecting a heat conductive grease, among the plurality of candidate heat conductive greases, that has a value of FT of 100 Pa or more and 200 Pa or less at each of the plurality of the temperatures within the prescribed control temperature range; and attaching a resin sealed body that includes a semiconductor element mounted on a laminated substrate therein to a cooler via the heat conductive grease that has been selected in the selecting.

    Semiconductor device
    3.
    发明授权

    公开(公告)号:US10128345B2

    公开(公告)日:2018-11-13

    申请号:US15792772

    申请日:2017-10-25

    摘要: A semiconductor device including a semiconductor element, an upper-surface electrode provided on an upper surface of the semiconductor element, a plated layer provided on an upper surface of the upper-surface electrode, one or more gate runners penetrating the plated layer and provided to extend in a predetermined direction on the upper surface of the semiconductor element, and a metal connecting plate that is arranged above the plated layer and is electrically connected to the upper-surface electrode, wherein the metal connecting plate has a joint portion parallel to the upper surface of the semiconductor element and has a rising portion that is connected to a first end of the joint portion and extends in a direction away from the upper surface of the semiconductor element, and in a plane parallel to the upper surface of the semiconductor element, the rising portion and the gate runner do not overlap with each other.

    Semiconductor module
    6.
    发明授权

    公开(公告)号:US11309276B2

    公开(公告)日:2022-04-19

    申请号:US17185931

    申请日:2021-02-25

    摘要: A semiconductor module includes a case with a side wall in a first direction in which gate and source terminals are embodied and exposed therefrom, first and second semiconductor elements each having gate and source electrodes, gate and source relay layers positioned at a center between the first and second semiconductor elements in the first direction at a side of the semiconductor elements farther from the side wall, first gate and source wires respectively connecting the gate and source terminals to the gate and source relay layers, second gate and source wires, and third gate and source wires, respectively connecting the gate and source electrodes of the first semiconductor element, and the gate and source electrode of the second semiconductor element, to the gate and source relay layers. The first to third source wires are respectively located closer to the first to third gate wires than any other gate wires.

    Semiconductor device
    8.
    发明授权

    公开(公告)号:US10276474B2

    公开(公告)日:2019-04-30

    申请号:US15091957

    申请日:2016-04-06

    摘要: A semiconductor device includes a plurality of semiconductor elements; insulating circuit boards each including an insulating substrate, a circuit portion on a front surface of the insulating substrate connected to one semiconductor element, and a metal portion on a rear surface of the insulating substrate; a metal plate joined to the metal portions of the plurality of insulating circuit boards; and a joint member joining the plurality of insulating circuit boards to the metal plate. The metal plate has a front surface in which the insulating circuit boards are arranged apart from each other, and a rear surface including first regions corresponding to positions of the metal portions and second regions other than the first regions. At least a part of a surface of each of the first regions has a surface work-hardened layer, and the second regions have a hardness different from that of the surface work-hardened layer.

    Semiconductor device comprising a capacitor

    公开(公告)号:US11887925B2

    公开(公告)日:2024-01-30

    申请号:US17883074

    申请日:2022-08-08

    摘要: A capacitor includes a case including a capacitor element, a first connection terminal, a second connection terminal, and a second insulating sheet formed between the first connection terminal and the second connection terminal, and the first connection terminal, the second insulating sheet, and the second connection terminal extend to the outside from the case. A semiconductor module includes a multi-layer terminal portion in which a first power terminal, a first insulating sheet, and a second power terminal are sequentially stacked. The first power terminal includes a first bonding area electrically connected to the first connection terminal, and the second power terminal includes a second bonding area electrically connected to the second connection terminal. The first insulating sheet includes a terrace portion that extends in a direction from the second bonding area towards the first bonding area in a planar view.