知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

110 records (took 0.016 seconds)

    METHOD AND SYSTEM WITH DATA REUSE IN INTER-FRAME LEVEL PARALLEL DECODING
    81.
    发明申请
    METHOD AND SYSTEM WITH DATA REUSE IN INTER-FRAME LEVEL PARALLEL DECODING 审中-公开
    在帧间并行解码中具有数据重用的方法和系统

    公开(公告)号：US20160191935A1

    公开(公告)日：2016-06-30

    申请号：US14979578

    申请日：2015-12-28

    Applicant: MEDIATEK INC.

    Inventor： Ping Chao ,  Chia-Yun Cheng ,  Chih-Ming Wang ,  Yung-Chang Chang

    IPC: H04N19/423 ,  G06F5/06 ,  H04N19/44 ,  G06F12/08

    CPC classification number: H04N19/423 ,  G06F5/065 ,  G06F12/0811 ,  G06F2205/067 ,  G06F2212/283 ,  H04N19/127 ,  H04N19/172 ,  H04N19/436 ,  H04N19/44

    Abstract: A multi-core decoder system and an associated method use a decoding progress synchronizer to reduce bandwidth consumption for decoding a video bitstream is disclosed. In one embodiment of the present invention, the multi-core decoder system includes a shared reference data buffer coupled to the multiple decoder cores and an external memory. The shared reference data buffer stores reference data received from the external memory and provides the reference data the multiple decoder cores for decoding video data. The multi-core decoder system also includes one or more decoding progress synchronizers coupled to the multiple decoder cores to detect decoding-progress information associated with the multiple decoder cores or status information of the shared reference data buffer, and to control decoding progress for the multiple decoder cores.

    Abstract translation: 公开了一种多核解码器系统和相关联的方法，使用解码进步同步器来减少用于解码视频比特流的带宽消耗。 在本发明的一个实施例中，多核解码器系统包括耦合到多个解码器核心的共享参考数据缓冲器和外部存储器。 共享参考数据缓冲器存储从外部存储器接收的参考数据，并为参考数据提供用于解码视频数据的多个解码器核心。 多核解码器系统还包括耦合到多个解码器核心的一个或多个解码进步同步器，以检测与多个解码器核心相关联的解码进度信息或共享参考数据缓冲器的状态信息，并且控制多个解码器的解码进程 解码器核心。

    DECODING APPARATUS CAPABLE OF CONTROLLING REPETITION NUMBER OF SCAN PROCEDURE BASED ON AT LEAST ONE SYNTAX ELEMENT DECODING RESULT AND RELATED METHOD
    82.
    发明申请
    DECODING APPARATUS CAPABLE OF CONTROLLING REPETITION NUMBER OF SCAN PROCEDURE BASED ON AT LEAST ONE SYNTAX ELEMENT DECODING RESULT AND RELATED METHOD 有权
    基于至少一个语音元素解码结果和相关方法的解码设备可以控制重复次数的扫描程序

    公开(公告)号：US20160021378A1

    公开(公告)日：2016-01-21

    申请号：US14767912

    申请日：2015-01-21

    Applicant: MEDIATEK INC.

    Inventor： Chia-Yun Cheng ,  Chi-Cheng Ju ,  Yung-Chang Chang ,  Chih-Ming Wang

    IPC: H04N19/176 ,  H04N19/44 ,  H04N19/60

    CPC classification number: H04N19/91 ,  H04N19/129 ,  H04N19/176 ,  H04N19/18 ,  H04N19/44 ,  H04N19/463 ,  H04N19/60 ,  H04N19/70 ,  H04N19/82

    Abstract: A decoding apparatus has an arithmetic decoder and a controller. A counter logic of the controller generates a first statistics result according to a first syntax element decoding result. A control logic of the controller instructs the arithmetic decoder to perform a first scan procedure at least once to generate the first syntax element decoding result of transform coefficients of a transform coefficient block, controls a repetition number of a second scan procedure based at least partly on the first statistics result, and instructs the arithmetic decoder to perform the second scan procedure at least once to generate a second syntax element decoding result of the transform coefficients. The first scan procedure decodes a first coded syntax element of one transform coefficient when performed by the arithmetic decoder once. The second scan procedure decodes a second coded syntax element of one transform coefficient when performed by the arithmetic decoder once.

    Abstract translation: 解码装置具有算术解码器和控制器。 控制器的计数器逻辑根据第一语法元素解码结果产生第一统计结果。 控制器的控制逻辑指示算术解码器至少执行一次第一扫描过程以产生变换系数块的变换系数的第一语法元素解码结果，至少部分地基于第二扫描过程控制重复次数 第一统计结果，并且指示算术解码器至少执行第二扫描过程以产生变换系数的第二语法元素解码结果。 当由算术解码器执行一次时，第一扫描程序解码一个变换系数的第一编码语法元素。 当由算术解码器执行一次时，第二扫描程序解码一个变换系数的第二编码语法元素。

    VIDEO PROCESSING METHOD FOR DETERMINING POSITION OF REFERENCE BLOCK OF RESIZED REFERENCE FRAME AND RELATED VIDEO PROCESSING APPARATUS
    84.
    发明申请
    VIDEO PROCESSING METHOD FOR DETERMINING POSITION OF REFERENCE BLOCK OF RESIZED REFERENCE FRAME AND RELATED VIDEO PROCESSING APPARATUS 审中-公开
    用于确定参考框架的参考块的位置的视频处理方法和相关的视频处理装置

    公开(公告)号：US20150326875A1

    公开(公告)日：2015-11-12

    申请号：US14704980

    申请日：2015-05-06

    Applicant: MEDIATEK INC.

    Inventor： Chun-Chia Chen ,  Yung-Chang Chang

    IPC: H04N19/52 ,  H04N19/56 ,  H04N19/59 ,  H04N19/33

    CPC classification number: H04N19/59 ,  H04N19/105 ,  H04N19/139 ,  H04N19/176 ,  H04N19/33 ,  H04N19/513 ,  H04N19/52 ,  H04N19/521 ,  H04N19/55 ,  H04N19/56

    Abstract: A video processing method includes: receiving a motion vector of a prediction block in a current frame; performing a first motion vector scaling operation upon the motion vector to generate a first scaled motion vector; after the first scaled motion vector is generated, utilizing a motion vector clamping circuit for performing a first motion vector clamping operation upon the first scaled motion vector to generate a first clamped motion vector; and determining a position of a reference block of a reference frame according to at least the first clamped motion vector.

    Abstract translation: 视频处理方法包括：接收当前帧中的预测块的运动矢量; 对所述运动矢量执行第一运动矢量缩放运算以产生第一缩放运动矢量; 在产生第一缩放运动矢量之后，利用运动矢量钳位电路根据第一缩放运动矢量执行第一运动矢量钳位运算以产生第一夹紧运动矢量; 以及至少根据所述第一夹持运动矢量确定参考系的参考块的位置。

    METHOD AND APPARATUS FOR ARRANGING PIXELS OF PICTURE IN STORAGE UNITS EACH HAVING STORAGE SIZE NOT DIVISIBLE BY PIXEL SIZE
    86.
    发明申请
    METHOD AND APPARATUS FOR ARRANGING PIXELS OF PICTURE IN STORAGE UNITS EACH HAVING STORAGE SIZE NOT DIVISIBLE BY PIXEL SIZE 有权
    用于安装存储单元中的图像像素的方法和装置，每个存储单元不能通过像素大小分辨

    公开(公告)号：US20140292790A1

    公开(公告)日：2014-10-02

    申请号：US14225417

    申请日：2014-03-25

    Applicant: MEDIATEK INC.

    Inventor： Chun-Chia Chen ,  Chi-Cheng Ju ,  Yung-Chang Chang

    IPC: G06T1/60

    CPC classification number: G06T1/60 ,  G06T7/408 ,  G06T7/90 ,  G06T2207/20021 ,  H04N19/433 ,  H04N19/51

    Abstract: An exemplary data arrangement method for a picture includes at least the following steps: obtaining pixel data of a plurality of first N-bit pixels of the picture; and storing the obtained pixel data of the first N-bit pixels in a plurality of M-bit storage units of a first buffer based on a raster-scan order of the picture, wherein M and N are positive integers, and M is not divisible by N. Besides, at least one of the M-bit storage units is filled with part of the obtained pixel data of the first N-bit pixels, and the first N-bit pixels include at least one pixel divided into a first part stored in one of the M-bit storage units in the first buffer and a second part stored in another of the M-bit storage units in the first buffer.

    Abstract translation: 用于图像的示例性数据排列方法至少包括以下步骤：获得图像的多个第一N位像素的像素数据; 并且基于所述图像的光栅扫描顺序将所获得的所述第一N位像素的所述像素数据存储在第一缓冲器的多个M位存储单元中，其中M和N是正整数，并且M不可整除 此外，M位存储单元中的至少一个填充了所获得的第一N位像素的像素数据的一部分，并且第一N位像素包括被分为存储的第一部分的至少一个像素 在第一缓冲器中的M位存储单元之一中，以及存储在第一缓冲器中的另一个M位存储单元中的第二部分。

    Method and apparatus of constrained sequence header
    88.
    发明授权
    Method and apparatus of constrained sequence header 有权

    公开(公告)号：US10805611B2

    公开(公告)日：2020-10-13

    申请号：US15782886

    申请日：2017-10-13

    Applicant: MEDIATEK INC.

    Inventor： Min-Hao Chiu ,  Hsiu-Yi Lin ,  Chia-yun Cheng ,  Chih-Ming Wang ,  Yung-Chang Chang

    IPC: H04N19/159 ,  H04N19/577 ,  H04N19/70 ,  H04N19/172 ,  H04N19/105 ,  H04N19/52

    Abstract: A method and apparatus for video encoding or decoding used by a video encoder or decoder respectively. In one method, input data associated with a video sequence are received. A current sequence header for a current picture is determined. Whether the current sequence header corresponds to a first sequence header or a second sequence header is determined. If the current sequence header corresponds to the second sequence header, one or more syntax values of a syntax set associated with the first sequence header are assigned to corresponding one or more syntax values of the syntax set associated with the current sequence header. The current picture is then encoded or decoded according to the current sequence header.

    Entropy decoding apparatus with context pre-fetch and miss handling and associated entropy decoding method
    89.
    发明授权
    Entropy decoding apparatus with context pre-fetch and miss handling and associated entropy decoding method 有权

    公开(公告)号：US10778980B2

    公开(公告)日：2020-09-15

    申请号：US16677598

    申请日：2019-11-07

    Applicant: MEDIATEK INC.

    Inventor： Ming-Long Wu ,  Chia-Yun Cheng ,  Yung-Chang Chang

    IPC: H04N19/13 ,  H04N19/44 ,  G06F9/38 ,  H04N19/172 ,  H04N19/70

    Abstract: An entropy decoding apparatus includes an entropy decoding circuit, a pre-fetch circuit, and a context pre-load buffer. The pre-fetch circuit pre-fetches at least one candidate context for entropy decoding of a part of an encoded bitstream of a frame before the entropy decoding circuit starts entropy decoding of the part of the encoded bitstream of the frame. The context pre-load buffer buffers the at least one candidate context. When a target context actually needed by entropy decoding of the part of the encoded bitstream of the frame is not available in the context pre-load buffer, the context pre-load buffer instructs the pre-fetch circuit to re-fetch the target context, and the entropy decoding circuit stalls entropy decoding of the part of the encoded bitstream of the frame.

Patent Agency Ranking