-
公开(公告)号：US09385769B2
公开(公告)日：2016-07-05
申请号：US14562531
申请日：2014-12-05
Applicant: Xilinx, Inc.
Inventor： Mohamed N. Elzeftawi
CPC classification number: H04B1/0483 , H03B19/12 , H03D7/1441 , H03L7/085 , H03L7/087 , H03L7/099 , H03L7/183 , H03L2207/06
Abstract: An apparatus relates generally to providing a divided signal output. In such an apparatus, a controller is coupled to receive a reference frequency count and a feedback frequency count to determine a difference therebetween to provide a control setting. A divider is coupled to receive the control setting to provide the divided signal output. The divider includes an adjustable load impedance. The control setting is coupled to adjust the load impedance of the divider to adjust a self-resonance frequency of the divider.
Abstract translation: 一种装置一般涉及提供分频信号输出。 在这种装置中，控制器被耦合以接收参考频率计数和反馈频率计数，以确定它们之间的差异以提供控制设置。 耦合分频器以接收控制设置以提供分频信号输出。 分压器包括可调负载阻抗。 控制设置被耦合以调整分频器的负载阻抗，以调整分频器的自谐振频率。
-
Patent Agency Ranking
公开(公告)号：US09806915B1
公开(公告)日：2017-10-31
申请号：US15194302
申请日：2016-06-27
Applicant: Xilinx, Inc.
Inventor： Mohamed N. Elzeftawi , Hongtao Zhang
CPC classification number: H04L25/03019 , H03B5/06 , H03B5/366 , H03B2200/005 , H03B2200/0062 , H03G3/3036 , H04B1/10 , H04L25/03885
Abstract: A continuous time linear equalizer comprises an input of a first equalizer path configured to receive a first differential input signal; an input of a second equalizer path configured to receive a second differential input signal; a first programmable load capacitor coupled to an output of the first equalizer path; a second programmable load capacitor coupled to an output of the second equalizer path; and a programmable source capacitor coupled between the first equalizer path and the second equalizer path.
-
公开(公告)号：US09306730B1
公开(公告)日：2016-04-05
申请号：US14613652
申请日：2015-02-04
Applicant: Xilinx, Inc.
Inventor： Guanghua Shu , Mohamed N. Elzeftawi , Ahmed M. Elkholy
CPC classification number: H03L7/1974 , H03L7/0807 , H03L7/081 , H03L7/0814 , H03L7/093 , H03L7/1976 , H03L2207/06 , H04J3/0685 , H04L7/0008 , H04L7/033 , H04L7/0331 , H04L25/14
Abstract: An apparatus relates generally to clock and data recovery. A fractional-N phase-locked loop is for receiving a reference signal, and for providing a proportional signal and an integral signal. A ring oscillator of the fractional-N phase-locked loop is for receiving the proportional signal and the integral signal, and for providing an oscillation signal at a clock frequency substantially greater than a reference frequency of the reference signal. A data-to-frequency control word converter is for receiving data input and the oscillation signal, and for providing a frequency control word. A fractional-N divider of the fractional-N phase-locked loop is for receiving the frequency control word and the oscillation signal, and for providing a feedback clock signal to a phase-frequency detector of the fractional-N phase-locked loop. The phase-frequency detector is for receiving the reference signal and the feedback clock signal, and for adjusting a phase and frequency of the oscillation signal.
Abstract translation: 一种装置一般涉及时钟和数据恢复。 小数N锁相环用于接收参考信号，并用于提供比例信号和积分信号。 分数N锁相环的环形振荡器用于接收比例信号和积分信号，并用于以基本上大于参考信号的参考频率的时钟频率提供振荡信号。 数据到频率控制字转换器用于接收数据输入和振荡信号，并用于提供频率控制字。 分数N锁相环的分数N分频器用于接收频率控制字和振荡信号，并将反馈时钟信号提供给分数N锁相环的相位检波器。 相位检测器用于接收参考信号和反馈时钟信号，并用于调整振荡信号的相位和频率。
-
公开(公告)号：US10084422B1
公开(公告)日：2018-09-25
申请号：US15371687
申请日：2016-12-07
Applicant: Xilinx, Inc.
Inventor： Mohamed N. Elzeftawi
CPC classification number: H03F3/45192 , H03F1/3211 , H03F3/193 , H03F2200/451 , H03F2203/45018 , H03F2203/45026 , H03F2203/45366 , H03G1/0023 , H03G1/0029
Abstract: An integrated circuit and method for providing a variable gain amplifier are disclosed. One embodiment of the a variable gain amplifier comprises at least one load, a cascode circuit coupled to the load, a folded-gilbert stage, coupled to the cascode circuit, the folded-gilbert stage comprising a main differential pair of transistors and an internal pair of transistors, and a digital to analog converter, coupled to the folded-gilbert stage, for steering currents between the main differential pair of transistors and the internal pair of transistors to change a gain of the variable gain amplifier.
-
公开(公告)号：US20160164558A1
公开(公告)日：2016-06-09
申请号：US14562531
申请日：2014-12-05
Applicant: XILINX, INC.
Inventor： Mohamed N. Elzeftawi
IPC: H04B1/16
CPC classification number: H04B1/0483 , H03B19/12 , H03D7/1441 , H03L7/085 , H03L7/087 , H03L7/099 , H03L7/183 , H03L2207/06
Abstract: An apparatus relates generally to providing a divided signal output. In such an apparatus, a controller is coupled to receive a reference frequency count and a feedback frequency count to determine a difference therebetween to provide a control setting. A divider is coupled to receive the control setting to provide the divided signal output. The divider includes an adjustable load impedance. The control setting is coupled to adjust the load impedance of the divider to adjust a self-resonance frequency of the divider.
Abstract translation: 一种装置一般涉及提供分频信号输出。 在这种装置中，控制器被耦合以接收参考频率计数和反馈频率计数，以确定它们之间的差异以提供控制设置。 耦合分频器以接收控制设置以提供分频信号输出。 分压器包括可调负载阻抗。 控制设置被耦合以调整分频器的负载阻抗，以调整分频器的自谐振频率。
-
公开(公告)号：US09306585B1
公开(公告)日：2016-04-05
申请号：US14613648
申请日：2015-02-04
Applicant: Xilinx, Inc.
Inventor： Ahmed M. Elkholy , Mohamed N. Elzeftawi
CPC classification number: H03L7/0814 , H03L7/087 , H03L7/099 , H03L7/1976 , H03L7/22 , H03L7/24
Abstract: An apparatus relates generally to the generation of an oscillating signal. In this apparatus, a fractional-N generator is for receiving a frequency control word and a reference signal. A multiplying injection-locked oscillator is coupled to the fractional-N generator for receiving a clock signal for outputting an oscillating signal. A frequency tracking loop is coupled to the fractional-N generator for receiving the clock signal, and further coupled to the multiplying injection-locked oscillator for receiving the oscillating signal.
Abstract translation: 装置一般涉及振荡信号的产生。 在该装置中，分数N发生器用于接收频率控制字和参考信号。 倍增注入锁定振荡器耦合到分数N发生器，用于接收用于输出振荡信号的时钟信号。 频率跟踪环耦合到分数N发生器用于接收时钟信号，并且还耦合到乘法注入锁定振荡器以接收振荡信号。
-
-
-
-
-
Search Results
6
records
(took 0.012 seconds)
