-
公开(公告)号:US20190259733A1
公开(公告)日:2019-08-22
申请号:US16404066
申请日:2019-05-06
发明人: Sungeun PYO , Jongbo SHIM , Ji Hwang KIM , Chajea JO , Sang-Uk HAN
IPC分类号: H01L25/065 , H01L23/538 , H01L25/00 , H01L21/48 , H01L23/00
摘要: A semiconductor package including a first substrate including first upper pads, the first upper pads on a top surface of the first substrate, a second substrate including second upper pads, the second upper pads on a top surface of the second substrate, a pitch of the second upper pads being less than a pitch of the first upper pads, and a first semiconductor chip on and electrically connected to both (i) at least one of the first upper pads and (ii) at least one of the second upper pads may be provided.
-
公开(公告)号:US20180175001A1
公开(公告)日:2018-06-21
申请号:US15837187
申请日:2017-12-11
发明人: Sungeun PYO , Jongbo SHIM , Ji Hwang KIM , Chajea JO , Sang-Uk HAN
IPC分类号: H01L25/065 , H01L23/00 , H01L23/538 , H01L21/48 , H01L25/00
CPC分类号: H01L25/0652 , H01L21/481 , H01L21/4853 , H01L21/4857 , H01L23/5381 , H01L23/5383 , H01L23/5385 , H01L23/5386 , H01L24/16 , H01L25/0655 , H01L25/50 , H01L2224/0401 , H01L2224/0557 , H01L2224/16145 , H01L2224/16227 , H01L2224/16235 , H01L2224/16237 , H01L2224/1703 , H01L2224/17181 , H01L2224/32225 , H01L2224/73204 , H01L2225/06513 , H01L2225/06517 , H01L2225/06541 , H01L2225/06555 , H01L2225/06565 , H01L2924/15311
摘要: A semiconductor package including a first substrate including first upper pads, the first upper pads on a top surface of the first substrate, a second substrate including second upper pads, the second upper pads on a top surface of the second substrate, a pitch of the second upper pads being less than a pitch of the first upper pads, and a first semiconductor chip on and electrically connected to both (i) at least one of the first upper pads and (ii) at least one of the second upper pads may be provided.
-
公开(公告)号:US20240243111A1
公开(公告)日:2024-07-18
申请号:US18489493
申请日:2023-10-18
发明人: Chajea JO , Dohyun KIM , SeungRyong OH
IPC分类号: H01L25/10 , H01L23/00 , H01L23/31 , H01L23/48 , H01L23/498 , H01L23/522 , H01L25/065
CPC分类号: H01L25/105 , H01L23/3128 , H01L23/481 , H01L23/49822 , H01L23/5226 , H01L24/16 , H01L25/0657 , H01L24/17 , H01L24/30 , H01L24/32 , H01L24/48 , H01L24/73 , H01L2224/16145 , H01L2224/16227 , H01L2224/17181 , H01L2224/30181 , H01L2224/32145 , H01L2224/32225 , H01L2224/48227 , H01L2224/73204 , H01L2224/73253
摘要: A semiconductor package includes a lower package and an upper package on the lower package. The lower package includes a first substrate, chip stacks on the first substrate, a first mold structure on the first substrate that covers the chip stacks, and a second substrate on the first mold structure. The chip stacks include a first semiconductor chip and a second semiconductor chip on the first semiconductor chip. The first semiconductor chip includes a first semiconductor substrate, a first wiring layer adjacent the first semiconductor substrate and including wiring patterns, a first circuit layer on the first semiconductor substrate and including a transistor and circuit wirings connected to the transistor, and a chip through electrode penetrating at least a portion of the first circuit layer and the first semiconductor substrate and a height of the chip through electrode ranges from 2 μm to 50 μm.
-
公开(公告)号:US20230117072A1
公开(公告)日:2023-04-20
申请号:US18066487
申请日:2022-12-15
发明人: Chajea JO , Ohguk KWON , Namhoon KIM , Hyoeun KIM , Seunghoon YEON
IPC分类号: H01L23/48 , H01L21/768 , H01L23/00 , H01L25/065
摘要: An integrated circuit device includes a semiconductor substrate, first through-silicon-via (TSV) structures penetrating a first region of the semiconductor substrate and spaced apart from each other by a first pitch, a first individual device between the first TSV structures and spaced apart from the first TSV structures by a distance that is greater than a first keep-off distance, and second TSV structures penetrating a second region of the semiconductor substrate and spaced apart from each other by a second pitch that is less than the first pitch. The second region of the semiconductor device does not include an individual device that is homogeneous with the first individual device and between the second TSV structures.
-
公开(公告)号:US20220093543A1
公开(公告)日:2022-03-24
申请号:US17376616
申请日:2021-07-15
发明人: Sunkyoung SEO , Teak Hoon LEE , Chajea JO
IPC分类号: H01L23/00 , H01L25/065 , H01L25/10
摘要: A semiconductor package includes a sequential stack of first and second semiconductor chips, and a first internal connection member that connects the first and second semiconductor chips to each other. The first semiconductor chip includes a first substrate that has a first top surface and a first bottom surface that are opposite to each other, and a first conductive pad on the first top surface. The second semiconductor chip includes a second substrate that has a second top surface and a second bottom surface that are opposite to each other, and a second conductive bump on the second bottom surface. The first internal connection member connects the first conductive pad to the second conductive bump. The first conductive pad has a first width in one direction. The second conductive bump has a second width in the one direction. The first width is smaller than the second width.
-
公开(公告)号:US20210407890A1
公开(公告)日:2021-12-30
申请号:US17162418
申请日:2021-01-29
发明人: Chajea JO , Ohguk KWON , Namhoon KIM , Hyoeun KIM , Seunghoon YEON
IPC分类号: H01L23/48 , H01L25/065 , H01L23/00 , H01L21/768
摘要: An integrated circuit device includes a semiconductor substrate, first through-silicon-via (TSV) structures penetrating a first region of the semiconductor substrate and spaced apart from each other by a first pitch, a first individual device between the first TSV structures and spaced apart from the first TSV structures by a distance that is greater than a first keep-off distance, and second TSV structures penetrating a second region of the semiconductor substrate and spaced apart from each other by a second pitch that is less than the first pitch. The second region of the semiconductor device does not include an individual device that is homogeneous with the first individual device and between the second TSV structures.
-
公开(公告)号:US20240355780A1
公开(公告)日:2024-10-24
申请号:US18387707
申请日:2023-11-07
发明人: Juhyeon KIM , Chajea JO
IPC分类号: H01L25/065 , H01L23/00 , H01L23/31 , H01L23/498 , H01L23/522 , H01L23/528
CPC分类号: H01L25/0657 , H01L23/3128 , H01L23/49816 , H01L23/49822 , H01L23/5226 , H01L23/5283 , H01L24/08 , H01L2224/08146 , H01L2924/181
摘要: Semiconductor packages and fabrication methods thereof are provided. A semiconductor package includes first and second structures. The first structure includes: a first semiconductor substrate that has an active surface on which a first semiconductor device is configured to be provided, and an inactive surface opposite to the active surface; a first through via that vertically penetrates the first semiconductor substrate and protrudes from the inactive surface of the first semiconductor substrate; a first protection layer that covers the inactive surface of the first semiconductor substrate and buries the first through via; and a first pad that penetrates at least a portion of the first protection layer and is coupled to the first through via. The second structure includes a second pad, the first structure and the second structure are bonded to each other, and the first pad and the second pad are in contact with each other.
-
公开(公告)号:US20240088075A1
公开(公告)日:2024-03-14
申请号:US18508807
申请日:2023-11-14
发明人: Sunkyoung SEO , Teak Hoon LEE , Chajea JO
IPC分类号: H01L23/00 , H01L25/065 , H01L25/10
CPC分类号: H01L24/05 , H01L24/16 , H01L24/81 , H01L25/0652 , H01L25/0657 , H01L25/105 , H01L2224/05008 , H01L2224/05084 , H01L2224/05111 , H01L2224/05139 , H01L2224/05144 , H01L2224/05155 , H01L2224/16013 , H01L2224/81203 , H01L2225/06513 , H01L2225/06541 , H01L2225/06586 , H01L2225/06589 , H01L2225/1035 , H01L2225/1041 , H01L2225/1058 , H01L2924/18161
摘要: A semiconductor package includes a sequential stack of first and second semiconductor chips, and a first internal connection member that connects the first and second semiconductor chips to each other. The first semiconductor chip includes a first substrate that has a first top surface and a first bottom surface that are opposite to each other, and a first conductive pad on the first top surface. The second semiconductor chip includes a second substrate that has a second top surface and a second bottom surface that are opposite to each other, and a second conductive bump on the second bottom surface. The first internal connection member connects the first conductive pad to the second conductive bump. The first conductive pad has a first width in one direction. The second conductive bump has a second width in the one direction. The first width is smaller than the second width.
-
公开(公告)号:US20230138813A1
公开(公告)日:2023-05-04
申请号:US17978507
申请日:2022-11-01
发明人: Sunkyoung SEO , Chajea JO , Yeongseon KIM , Juhyeon KIM , Hyoeun KIM
IPC分类号: H01L23/00 , H01L23/48 , H01L25/065
摘要: A first semiconductor chip includes a first semiconductor substrate, a first wiring structure arranged on the first semiconductor substrate, a plurality of through electrodes penetrating through at least a portion of the first semiconductor substrate, and a plurality of first bonding pads respectively connected to the plurality of through electrodes. A second semiconductor chip is stacked on the first semiconductor chip and includes a second semiconductor substrate, a second wiring structure arranged on the second semiconductor substrate, and a second bonding pad connected to each of the plurality of first bonding pads and arranged on the active surface of the second semiconductor substrate. Each first bonding pad has a top surface that is in direct contact with the second bonding pad and a bottom surface that is in direct contact with one through electrode.
-
公开(公告)号:US20240162188A1
公开(公告)日:2024-05-16
申请号:US18356771
申请日:2023-07-21
发明人: Chajea JO , Dohyun KIM , Seungryong OH
IPC分类号: H01L25/065 , H01L23/31
CPC分类号: H01L25/0652 , H01L23/3128 , H01L24/16 , H01L2224/16145 , H01L2224/16227
摘要: A semiconductor package includes a substrate; a first chip structure on the substrate and having a first thickness in a first direction; a second chip structure on the substrate adjacent to the first chip structure along a second direction and having a second thickness in the first direction; a third chip structure on the substrate and adjacent to the first chip structure and the second chip structure in a third direction perpendicular to the second direction; and an encapsulant covering the first chip structure, the second chip structure, and the third chip structure, wherein the third chip structure includes a lower chip structure that overlaps a first portion of a space between the first chip structure and the second chip structure in the third direction, and an upper chip structure on the lower chip structure such that a second portion of the space is exposed in the third direction.
-
-
-
-
-
-
-
-
-