-
公开(公告)号：US10014869B1
公开(公告)日：2018-07-03
申请号：US15453712
申请日：2017-03-08
Applicant: QUALCOMM Incorporated
Inventor： Kevin Bowles , Dipti Ranjan Pal
CPC classification number: H03L7/1974 , H03K3/017 , H03K21/10 , H03K2005/00013 , H03L7/085
Abstract: A clock signal generator including a fractional clock divider and a frequency ramp control circuit. The fractional clock divider is configured to generate an output clock signal with a frequency being a divider ratio multiplied by a frequency of an input clock signal. The frequency ramp control circuit is configured to provide the fractional clock divider a set of divider ratios so that the frequency of the output clock signal is ramped in steps from a current frequency to a target frequency. The frequency ramp control circuit is configured to produce frequency change steps each having substantially the same duration. The frequency ramp control circuit is also configured to provide the set of divider ratios such as a first portion of the frequency ramp is performed using coarse frequency changes and a second portion of the ramp is performed using at least one fine frequency change.
-
公开(公告)号：US20190332138A1
公开(公告)日：2019-10-31
申请号：US15967456
申请日：2018-04-30
Applicant: QUALCOMM Incorporated
Inventor： Kevin Bowles , Anish Muttreja , Ravi Jenkal
Abstract: A system is provided that controls the clocking of a processor depending upon its usage of execution units. As the processor transitions from a default mode of operation using a default number of the execution units to an increased load mode of operation using an increased number of the execution units, a current drawn by the processor from a power rail remains substantially unchanged.
-
公开(公告)号：US10250270B2
公开(公告)日：2019-04-02
申请号：US15987208
申请日：2018-05-23
Applicant: QUALCOMM Incorporated
Inventor： Kevin Bowles , Dipti Ranjan Pal
Abstract: A clock signal generator including a fractional clock divider and a frequency ramp control circuit. The fractional clock divider is configured to generate an output clock signal with a frequency being a divider ratio multiplied by a frequency of an input clock signal. The frequency ramp control circuit is configured to provide the fractional clock divider a set of divider ratios so that the frequency of the output clock signal is ramped in steps from a current frequency to a target frequency. The frequency ramp control circuit is configured to produce frequency change steps each having substantially the same duration. The frequency ramp control circuit is also configured to provide the set of divider ratios such as a first portion of the frequency ramp is performed using coarse frequency changes and a second portion of the ramp is performed using at least one fine frequency change.
-
Patent Agency Ranking
公开(公告)号：US12095459B2
公开(公告)日：2024-09-17
申请号：US17805014
申请日：2022-06-01
Applicant: QUALCOMM Incorporated
Inventor： Kevin Bowles , Chirag Maheshwari , Divya Gangadharan , Venkat Narayanan , Masoud Zamani
IPC: H03K19/17736 , H03K19/003 , H03K19/20
CPC classification number: H03K19/1774 , H03K19/00323 , H03K19/17744 , H03K19/20
Abstract: In certain aspects, an apparatus includes a first gating circuit having an input and an output, wherein the input of the first gating circuit is configured to receive a first clock signal. The apparatus also includes a delay circuit having an input and an output, wherein the input of the delay circuit is coupled to the output of the first gating circuit. The apparatus further includes a control circuit configured to receive an enable signal, detect a logic state at the output of the delay circuit, and cause the first gating circuit to pass or gate the first clock signal based on the enable signal and the detected logic state at the output of the delay circuit.
-
公开(公告)号：US11152943B1
公开(公告)日：2021-10-19
申请号：US16883467
申请日：2020-05-26
Applicant: QUALCOMM Incorporated
Inventor： Kevin Bowles , Vijay Kiran Kalyanam , Sindhuja Sundararajan
Abstract: A dual-edge aware clock divider configured to generate an output clock based on the input clock and a ratio of an integer M over an integer N is disclosed herein. The frequency of the output clock is based on a frequency of the input clock multiplied by the ratio (M/N), wherein M may be set to a range up to N. The output clock includes M pulses within a sequence time window having a length of N periods of the input clock. The output clock includes one or more rising edges that are substantially time aligned with one or more rising edges and one or more falling edges of the input clock, respectively. The dual-edge aware clock divider is configured to generate the output clock based on inverted and non-inverted portions of the input clock. A hybrid clock divider including the dual-edge and single-edge aware techniques is provided.
-
公开(公告)号：US11606094B2
公开(公告)日：2023-03-14
申请号：US17468945
申请日：2021-09-08
Applicant: QUALCOMM Incorporated
Inventor： Kevin Bowles , Vijay Kiran Kalyanam , Sindhuja Sundararajan
Abstract: A dual-edge aware clock divider configured to generate an output clock based on the input clock and a ratio of an integer M over an integer N is disclosed herein. The frequency of the output clock is based on a frequency of the input clock multiplied by the ratio (M/N), wherein M may be set to a range up to N. The output clock includes M pulses within a sequence time window having a length of N periods of the input clock. The output clock includes one or more rising edges that are substantially time aligned with one or more rising edges and one or more falling edges of the input clock, respectively. The dual-edge aware clock divider is configured to generate the output clock based on inverted and non-inverted portions of the input clock. A hybrid clock divider including the dual-edge and single-edge aware techniques is provided.
-
公开(公告)号：US10606305B2
公开(公告)日：2020-03-31
申请号：US15967456
申请日：2018-04-30
Applicant: QUALCOMM Incorporated
Inventor： Kevin Bowles , Anish Muttreja , Ravi Jenkal
Abstract: A system is provided that controls the clocking of a processor depending upon its usage of execution units. As the processor transitions from a default mode of operation using a default number of the execution units to an increased load mode of operation using an increased number of the execution units, a current drawn by the processor from a power rail remains substantially unchanged.
-
8.发明申请公开(公告)号：US20180278261A1
公开(公告)日：2018-09-27
申请号：US15987208
申请日：2018-05-23
Applicant: QUALCOMM Incorporated
Inventor： Kevin Bowles , Dipti Ranjan Pal
CPC classification number: H03L7/1974 , H03K3/017 , H03K21/10 , H03K2005/00013 , H03L7/085
Abstract: A clock signal generator including a fractional clock divider and a frequency ramp control circuit. The fractional clock divider is configured to generate an output clock signal with a frequency being a divider ratio multiplied by a frequency of an input clock signal. The frequency ramp control circuit is configured to provide the fractional clock divider a set of divider ratios so that the frequency of the output clock signal is ramped in steps from a current frequency to a target frequency. The frequency ramp control circuit is configured to produce frequency change steps each having substantially the same duration. The frequency ramp control circuit is also configured to provide the set of divider ratios such as a first portion of the frequency ramp is performed using coarse frequency changes and a second portion of the ramp is performed using at least one fine frequency change.
-
-
-
-
-
-
-
Search Results
8
records
(took 0.014 seconds)
