Semiconductor memory device and manufacturing method therefor
    1.
    发明授权
    Semiconductor memory device and manufacturing method therefor 有权
    半导体存储器件及其制造方法

    公开(公告)号:US06936891B2

    公开(公告)日:2005-08-30

    申请号:US10414720

    申请日:2003-04-16

    Abstract: A semiconductor memory device, adapted for storing plural bits per cell to be able to accomplish high storage density by a simplified structure, includes a plurality of first gate electrodes extending parallel to one another along one direction and a plurality of second gate electrodes extending in a direction of intersecting the first gate electrodes, in which a diffusion region is provided on each of a plurality of divisions demarcated in a matrix-like pattern by first and second electrodes on a substrate surface. One of the divisions, the four sides of which are defined by two neighboring first gate electrodes and two neighboring second gate electrodes, has four independently accessible bits, and is connected by a contact (CT) with a diffusion region in the division. There are provided a plurality of interconnections connected via contacts to the diffusion regions of other divisions in the plural matrix-like divisions lying on the line of extension of the aforementioned diagonal line. A plurality of the aforementioned interconnections are arranged for extending parallel to one another in the memory cell array in an oblique direction relative to the lattice of the first and second electrodes.

    Abstract translation: 一种半导体存储器件,适用于通过简化的结构存储能够实现高存储密度的每个单元的多个位,包括沿着一个方向彼此平行延伸的多个第一栅电极和沿着一个方向延伸的多个第二栅电极 与基板表面上的第一和第二电极以矩阵状图案划分的多个部分中的每一个上设置扩散区域的第一栅电极相交的方向。 其中一个划分的四个侧面由两个相邻的第一栅电极和两个相邻的第二栅电极限定,具有四个独立可访问的位,并且通过在分割中的扩散区的接触(CT)连接。 通过接触将多个互连件连接到位于上述对角线的延伸线上的多个矩阵状部分中的其它部分的扩散区域。 多个上述互连布置成相对于第一和第二电极的格子在倾斜方向上在存储单元阵列中彼此平行地延伸。

    Semiconductor memory device and manufacturing method therefor

    公开(公告)号:US20050230748A1

    公开(公告)日:2005-10-20

    申请号:US11155849

    申请日:2005-06-17

    Abstract: A semiconductor memory device, adapted for storing plural bits per cell to be able to accomplish high storage density by a simplified structure, includes a plurality of first gate electrodes extending parallel to one another along one direction and a plurality of second gate electrodes extending in a direction of intersecting the first gate electrodes, in which a diffusion region is provided on each of a plurality of divisions demarcated in a matrix-like pattern by first and second electrodes on a substrate surface. One of the divisions, the four sides of which are defined by two neighboring first gate electrodes and two neighboring second gate electrodes, has four independently accessible bits, and is connected by a contact (CT) with a diffusion region in the division. There are provided a plurality of interconnections connected via contacts to the diffusion regions of other divisions in the plural matrix-like divisions lying on the line of extension of the aforementioned diagonal line. A plurality of the aforementioned interconnections are arranged for extending parallel to one another in the memory cell array in an oblique direction relative to the lattice of the first and second electrodes.

    Semiconductor memory device and manufacturing method therefor
    3.
    发明授权
    Semiconductor memory device and manufacturing method therefor 有权
    半导体存储器件及其制造方法

    公开(公告)号:US07202150B2

    公开(公告)日:2007-04-10

    申请号:US11155849

    申请日:2005-06-17

    Abstract: A semiconductor memory device, adapted for storing plural bits per cell to be able to accomplish high storage density by a simplified structure, includes a plurality of first gate electrodes extending parallel to one another along one direction and a plurality of second gate electrodes extending in a direction of intersecting the first gate electrodes, in which a diffusion region is provided on each of a plurality of divisions demarcated in a matrix-like pattern by first and second electrodes on a substrate surface. One of the divisions, the four sides of which are defined by two neighboring first gate electrodes and two neighboring second gate electrodes, has four independently accessible bits, and is connected by a contact (CT) with a diffusion region in the division. There are provided a plurality of interconnections connected via contacts to the diffusion regions of other divisions in the plural matrix-like divisions lying on the line of extension of the aforementioned diagonal line. A plurality of the aforementioned interconnections are arranged for extending parallel to one another in the memory cell array in an oblique direction relative to the lattice of the first and second electrodes.

    Abstract translation: 一种半导体存储器件,适用于通过简化的结构存储能够实现高存储密度的每个单元的多个位,包括沿着一个方向彼此平行延伸的多个第一栅电极和沿着一个方向延伸的多个第二栅电极 与基板表面上的第一和第二电极以矩阵状图案划分的多个部分中的每一个上设置扩散区域的第一栅电极相交的方向。 其中一个划分的四个侧面由两个相邻的第一栅电极和两个相邻的第二栅电极限定,具有四个独立可访问的位,并且通过在分割中的扩散区的接触(CT)连接。 通过接触将多个互连件连接到位于上述对角线的延伸线上的多个矩阵状部分中的其它部分的扩散区域。 多个上述互连布置成相对于第一和第二电极的格子在倾斜方向上在存储单元阵列中彼此平行地延伸。

    Electronic apparatus
    6.
    发明授权
    Electronic apparatus 失效
    电子仪器

    公开(公告)号:US08564941B2

    公开(公告)日:2013-10-22

    申请号:US12827088

    申请日:2010-06-30

    CPC classification number: G06F1/1616

    Abstract: An electronic apparatus includes a keyboard unit, a first circuit board, and a first electronic component. The keyboard unit includes a plate that includes a front surface and a bottom surface facing each other and a first coupling portion protruding from the bottom surface, and a plurality of keys provided on the front surface side of the plate. The first circuit board is provided to face the bottom surface via the first coupling portion and includes a second coupling portion to be coupled with the first coupling portion and a first front surface as a surface on a side that faces the bottom surface. The first electronic component is mounted on the first front surface of the first circuit board.

    Abstract translation: 电子设备包括键盘单元,第一电路板和第一电子元件。 键盘单元包括:板,其包括彼此面对的前表面和底表面;以及从底表面突出的第一联接部分和设置在板的前表面侧上的多个键。 第一电路板经由第一联接部分设置为面对底面,并且包括与第一联接部分联接的第二联接部分和作为面向底面的一侧上的表面的第一前表面。 第一电子部件安装在第一电路板的第一前表面上。

    Method and apparatus for producing mono-lower-alkyl monoalkanolamine
    8.
    发明授权
    Method and apparatus for producing mono-lower-alkyl monoalkanolamine 有权
    单低级烷基单链烷醇胺的制备方法和装置

    公开(公告)号:US08415502B2

    公开(公告)日:2013-04-09

    申请号:US12994599

    申请日:2008-10-24

    CPC classification number: C07C213/10 C07C213/04 C07C215/08

    Abstract: A reaction column (12) to which a raw material mixture (11) containing a mono-lower-alkylamine (AA: raw material I) and an alkylene oxide (AO: raw material II) is supplied, an unreacted raw material distillation column (14) that separates an unreacted raw material (15) from a reaction product (13a) (containing the unreacted raw material (15), a target reaction product (monomer) (17), and a by-product (dimer) (18)), and a flash drum (16) to which a reaction product (13b) (containing the target reaction product (monomer) (17) and the by-product (dimer) (18)) is supplied, the flash drum (16) separating a mono-lower-alkyl monoalkanolamine (monomer, the target reaction product 17) in a gas state, are provided.

    Abstract translation: 将供给含有单低级烷基胺(AA:原料I)和环氧烷(AO:原料II))的原料混合物(11)的反应塔(12),未反应原料蒸馏塔 14),将未反应的原料(15)与反应产物(13a)(含有未反应的原料(15)),目标反应产物(单体)(17)和副产物(二聚体)(18)分离, )和提供有反应产物(13b)(含有目标反应产物(单体)(17)和副产物(二聚体)(18))的闪蒸筒),闪蒸鼓(16) 分离出气态下的单低级烷基单烷醇胺(单体,目标反应产物17)。

    METHOD OF MANUFACTURING SUPERCONDUCTING RADIO-FREQUENCY ACCELERATION CAVITY
    10.
    发明申请
    METHOD OF MANUFACTURING SUPERCONDUCTING RADIO-FREQUENCY ACCELERATION CAVITY 有权
    制造超导频率加速炉的方法

    公开(公告)号:US20110130294A1

    公开(公告)日:2011-06-02

    申请号:US12737651

    申请日:2009-06-24

    Abstract: To provide a manufacturing method of a superconducting radio-frequency acceleration cavity used in a charged particle accelerator enabling the manufacturing with few waste amounts of the niobium material at low cost in a short time, the manufacturing method has each of the steps of (a) obtaining an ingot made from a disk-shaped niobium material, (b) slicing and cutting the niobium ingot into a plurality of niobium plates each with a predetermined thickness, by vibrating multiple wires back and forth while spraying fine floating abrasive grains with the niobium ingot supported, (c) removing the floating abrasive grains adhered to the sliced niobium plates, and (d) performing deep draw forming on the niobium plates and thereby obtaining a niobium cell of a desired shape.

    Abstract translation: 为了提供一种用于带电粒子加速器的超导射频加速腔的制造方法,其能够在短时间内以低成本制造少量的铌材料,所以制造方法具有以下步骤:(a) 获得由圆盘形铌材料制成的铸锭,(b)通过在铌锭中喷洒细的浮动磨料颗粒来回振动多根钢丝,将铌锭切割并切割成多个具有预定厚度的铌板 (c)除去附着在切片的铌板上的浮动磨粒,(d)在铌板上进行深冲压成形,得到所需形状的铌电池。

Patent Agency Ranking