知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

9 records (took 0.052 seconds)

    Methods and devices for predistortion of signals
    1.
    发明授权
    Methods and devices for predistortion of signals 有权

    公开(公告)号：US10177719B2

    公开(公告)日：2019-01-08

    申请号：US15584076

    申请日：2017-05-02

    Applicant: Intel IP Corporation

    Inventor： Avi Gazneli ,  Michael Kerner ,  Amir Rubin ,  Itay Almog ,  Avi Sulimarski

    IPC: H03F1/32 ,  H03F3/20 ,  H03F1/30 ,  H03F3/195 ,  H03F3/24

    Abstract: A method for predistorting an input signal of an amplifier device comprises evaluating a selection criterion for a computational model of the amplifier device. The computational model provides an output signal of the amplifier device for the input signal of the amplifier device. Further, the method comprises selecting between a first computational model of the amplifier device and a second computational model of the amplifier device based on the evaluated selection criterion. Additionally, the method comprises predistorting the input signal of the amplifier device using the selected computational model.

    SIGNAL CANCELLATION SYSTEM AND METHOD
    2.
    发明申请
    SIGNAL CANCELLATION SYSTEM AND METHOD 审中-公开

    公开(公告)号：US20190081831A1

    公开(公告)日：2019-03-14

    申请号：US16127558

    申请日：2018-09-11

    Applicant: Intel IP Corporation

    Inventor： Lior Shakedd ,  Avi Sulimarski ,  Sarit Zur ,  Oren Ezra Avrham

    IPC: H04L27/22 ,  H04B1/16

    Abstract: Systems, methods, and circuitries are disclosed for generating a desired signal from a received signal. In one example a signal cancellation system includes local oscillator (LO) downconverter circuitry, frequency offset (FO) signal estimation circuitry, and cancellation circuitry. The LO downconverter is configured to downconvert the received signal using an LO signal having an LO frequency to generate a downconverted received signal. The FO signal estimation circuitry includes FOLO generation circuitry configured to modify the LO signal to generate a FOLO signal having an offset frequency that is different from the LO frequency and FOLO downconverter circuitry configured to use the FOLO signal to downconvert a signal derived from the received signal to generate a downconverted FO signal. The cancellation circuitry is configured to cancel either the downconverted received signal or the downconverted FO signal from the received signal to generate the desired signal.

    DIGITAL PRE-EMPHASIS QUADRATURE IMBALANCE COMPENSATING FILTER
    4.
    发明申请
    DIGITAL PRE-EMPHASIS QUADRATURE IMBALANCE COMPENSATING FILTER 审中-公开

    公开(公告)号：US20170346509A1

    公开(公告)日：2017-11-30

    申请号：US15168552

    申请日：2016-05-31

    Applicant: Intel IP Corporation

    Inventor： Avi Sulimarski ,  Oren E. Avraham

    IPC: H04B1/04 ,  H04B17/11

    CPC classification number: H04B1/0475 ,  H04B17/11 ,  H04B17/18 ,  H04B2001/0425

    Abstract: A transmitter includes a pre-emphasis digital filter configured to filter a series of respective digital input data samples according to a plurality of coefficients to generate a series of respective corresponding pre-emphasized data samples. The transmitter also includes a digital-to-analog converter (DAC) configured to sample the series of pre-emphasized data samples to generate an analog signal and an analog filter configured to filter the analog signal to generate a filtered signal. Estimator circuitry is configured to input a pre-emphasized data sample; input a corresponding sample of the filtered signal; and calculate the plurality of coefficients based on the sample of the filtered signal and the pre-emphasized data sample.

    Signal cancellation system and method
    6.
    发明授权
    Signal cancellation system and method 有权

    公开(公告)号：US10805130B2

    公开(公告)日：2020-10-13

    申请号：US16127558

    申请日：2018-09-11

    Applicant: Intel IP Corporation

    Inventor： Lior Shakedd ,  Avi Sulimarski ,  Sarit Zur ,  Oren Ezra Avrham

    IPC: H04L27/06 ,  H04L27/22 ,  H04B1/16 ,  H03D3/00 ,  H04B1/00 ,  H03D7/16 ,  H04B1/12

    Abstract: Systems, methods, and circuitries are disclosed for generating a desired signal from a received signal. In one example a signal cancellation system includes local oscillator (LO) downconverter circuitry, frequency offset (FO) signal estimation circuitry, and cancellation circuitry. The LO downconverter is configured to downconvert the received signal using an LO signal having an LO frequency to generate a downconverted received signal. The FO signal estimation circuitry includes FOLO generation circuitry configured to modify the LO signal to generate a FOLO signal having an offset frequency that is different from the LO frequency and FOLO downconverter circuitry configured to use the FOLO signal to downconvert a signal derived from the received signal to generate a downconverted FO signal. The cancellation circuitry is configured to cancel either the downconverted received signal or the downconverted FO signal from the received signal to generate the desired signal.

    Mixer impairment correction based on volterra series
    8.
    发明授权
    Mixer impairment correction based on volterra series 有权
    基于volterra系列的混合器损伤矫正

    公开(公告)号：US09438178B1

    公开(公告)日：2016-09-06

    申请号：US14843174

    申请日：2015-09-02

    Applicant: INTEL IP CORPORATION

    Inventor： Avi Sulimarski ,  Itay Almog ,  Michael Kerner

    IPC: H04K1/02 ,  H04L25/03 ,  H04L25/49 ,  H03F1/32 ,  H03F3/19 ,  H03F3/21 ,  H04B1/04

    CPC classification number: H03F1/3258 ,  H03F1/3282 ,  H03F3/19 ,  H03F3/21 ,  H03F3/245 ,  H03F2200/336 ,  H03F2200/451 ,  H03F2201/3224 ,  H04B1/0475 ,  H04B2001/0425

    Abstract: Techniques for compensating for signal impairments introduced by a mixer are discussed. One example system employing such techniques can include mixer predistortion circuitry configured to receive signal in-phase (I) and signal quadrature (Q) components of a signal and to generate a mixer predistortion signal based at least in part on the signal I and Q components, wherein the mixer predistortion signal compensates for nonlinearities caused by a mixer that upconverts the signal. Optionally, imbalance correction circuitry to compensate for gain and phase imbalance and/or skew correction circuitry to compensate for gain and phase skew can also be included.

    Abstract translation: 讨论了用于补偿由混合器引入的信号损伤的技术。 采用这种技术的一个示例系统可以包括配置成接收信号的信号同相（I）和信号正交（Q）分量的混合器预失真电路，并且至少部分地基于信号I和Q分量来产生混合器预失真信号 ，其中混频器预失真信号补偿由上变频信号的混频器引起的非线性。 可选地，还可以包括用于补偿增益和相位不平衡和/或偏斜校正电路以补偿增益和相位偏移的不平衡校正电路。

    SYSTEMS AND METHODS TO COMPENSATE FOR MEMORY EFFECTS USING ENHANCED MEMORY POLYNOMIALS
    9.
    发明申请
    SYSTEMS AND METHODS TO COMPENSATE FOR MEMORY EFFECTS USING ENHANCED MEMORY POLYNOMIALS 有权
    使用增强存储器多项来补偿存储器影响的系统和方法

    公开(公告)号：US20150229498A1

    公开(公告)日：2015-08-13

    申请号：US14178930

    申请日：2014-02-12

    Applicant: Intel IP Corporation

    Inventor： Avi Sulimarski

    IPC: H04L25/08 ,  H04L1/00 ,  H04L1/20

    CPC classification number: H04L25/08 ,  H03F1/3247 ,  H03F1/3258 ,  H03F3/189 ,  H03F3/24 ,  H03F2201/3224 ,  H03F2201/3233 ,  H04L1/0033 ,  H04L1/206 ,  H04L27/368

    Abstract: A system for mitigating non-linearity distortions from a memory effect is disclosed. The system includes an enhanced predistortion component, a power amplifier, and a lookup table. The enhanced predistortion component is configured to receive an input signal, to obtain a plurality of enhanced memory polynomials based on a plurality of samples of the input signal and to generate a pre-distorted signal from the input signal according to the enhanced memory polynomials and the plurality of samples of the input signal. The power amplifier is configured to receive the pre-distorted signal and to generate an output signal.

    Abstract translation: 公开了一种用于减轻记忆效应的非线性失真的系统。 该系统包括增强型预失真分量，功率放大器和查找表。 增强预失真分量被配置为接收输入信号，以便基于输入信号的多个样本获得多个增强存储器多项式，并根据增强的存储器多项式和输入信号产生来自输入信号的预失真信号 输入信号的多个样本。 功率放大器配置为接收预失真信号并产生输出信号。

Patent Agency Ranking