知搜-全球专利检索

  1. 登录
  2. 注册

搜索结果

11 条记录 (耗时 0.018 秒)

    NONVOLATILE MEMORY DEVICE AND A METHOD OF READING THE SAME
    1.
    发明申请
    NONVOLATILE MEMORY DEVICE AND A METHOD OF READING THE SAME 审中-公开

    公开(公告)号：US20170200502A1

    公开(公告)日：2017-07-13

    申请号：US15398014

    申请日：2017-01-04

    申请人： HYUN JUN YOON ,  JI-SANG LEE

    发明人： HYUN JUN YOON ,  JI-SANG LEE

    IPC分类号： G11C16/08 ,  G11C16/20 ,  G11C16/26

    CPC分类号： G11C16/08 ,  G11C16/20 ,  G11C16/26 ,  G11C16/32

    摘要： A nonvolatile memory device includes a memory cell array including a plurality of memory cells, an address decoder configured to be connected to the memory cells through a plurality of word lines and to provide select or unselect read voltages to the word lines, and a control logic configured to control the address decoder to perform a plurality of read sequences in a continuous read mode and to adjust a word line setup start point in at least one of the read sequences to be different than a word line setup start point in at least one of the other read sequences, wherein the word line setup start point is a time at which the select or unselect read voltages begin to be provided to the word lines.

    NONVOLATILE MEMORY DEVICE, MEMORY SYSTEM COMPRISING SAME, AND METHOD OF PROGRAMMING SAME
    3.
    发明申请
    NONVOLATILE MEMORY DEVICE, MEMORY SYSTEM COMPRISING SAME, AND METHOD OF PROGRAMMING SAME 有权
    非易失性存储器件，包含其的存储器系统及其编程方法

    公开(公告)号：US20150049545A1

    公开(公告)日：2015-02-19

    申请号：US14278743

    申请日：2014-05-15

    申请人： JONGHOO JO ,  HYUN JUN YOON ,  KITAE PARK ,  DONGKYO SHIM

    发明人： JONGHOO JO ,  HYUN JUN YOON ,  KITAE PARK ,  DONGKYO SHIM

    IPC分类号： G11C16/34 ,  G11C16/10

    CPC分类号： G11C16/3459 ,  G11C16/0483 ,  G11C16/08 ,  G11C16/10

    摘要： A method of programming a nonvolatile memory device comprises performing an N-th program loop based on state data stored in data latches according to a default state ordering, determining whether conversion of the default state ordering is required according to a predetermined criterion, as a consequence of determining that conversion of the default state ordering is required, converting all or part of the state data stored in the data latches from the default state ordering to another state ordering, and performing a (N+1)th program loop based on the converted state data.

    摘要翻译： 一种非易失性存储器件的编程方法包括：根据默认状态顺序，根据存储在数据锁存器中的状态数据执行第N个程序循环，确定是否需要根据预定标准转换默认状态排序，结果 确定需要转换默认状态排序，将存储在数据锁存器中的全部或部分状态数据从默认状态排序转换到另一状态排序，以及基于转换的第（N + 1）个程序循环执行 状态数据。

    Nonvolatile memory devices, memory systems, and control methods using simultaneous recovery and output operations
    5.
    发明授权
    Nonvolatile memory devices, memory systems, and control methods using simultaneous recovery and output operations 有权
    非易失性存储器件，存储器系统和使用同时恢复和输出操作的控制方法

    公开(公告)号：US09368166B2

    公开(公告)日：2016-06-14

    申请号：US14153627

    申请日：2014-01-13

    申请人： Donghun Kwak ,  Hyun Jun Yoon ,  Dongkyo Shim

    发明人： Donghun Kwak ,  Hyun Jun Yoon ,  Dongkyo Shim

    IPC分类号： G11C7/10 ,  G11C16/26 ,  G11C16/04

    CPC分类号： G11C7/22 ,  G11C7/10 ,  G11C7/1063 ,  G11C16/0483 ,  G11C16/26

    摘要： A nonvolatile memory device includes a cell array including a plurality of cell strings extending on a substrate in a vertical direction, a page buffer connected to a plurality of bit lines and configured to store sensing data of the cell array in a sensing operation, a voltage generator configured to provide voltages to a plurality of word lines and the plurality of bit lines, and an input/output buffer configured to temporarily store the sensing data received in a data dump from the page buffer and to output the temporarily stored data to an external device. The nonvolatile memory device further includes control logic configured to set a status of the nonvolatile memory device to a ready state after the sensing data is dumped to the input/output buffer and before recovery of the cell array from a bias voltage of the sensing operation is complete.

    摘要翻译： 一种非易失性存储器件，包括一个单元阵列，该单元阵列包括在垂直方向上在基片上延伸的多个单元串，连接到多个位线的一个页缓冲器，并且被配置为在感测操作中存储该单元阵列的感测数据， 发生器，其被配置为向多个字线和所述多个位线提供电压;以及输入/输出缓冲器，被配置为临时存储从所述页缓冲器接收的数据转储中的感测数据，并将所述临时存储的数据输出到外部 设备。 非易失性存储装置还包括控制逻辑，其被配置为在将感测数据转储到输入/输出缓冲器之后并且在从感测操作的偏置电压恢复单元阵列之前将非易失性存储器件的状态设置为就绪状态 完成。

    NONVOLATILE MEMORY DEVICES, MEMORY SYSTEMS AND RELATED CONTROL METHODS
    6.
    发明申请
    NONVOLATILE MEMORY DEVICES, MEMORY SYSTEMS AND RELATED CONTROL METHODS 有权
    非易失性存储器件，存储器系统和相关控制方法

    公开(公告)号：US20140204684A1

    公开(公告)日：2014-07-24

    申请号：US14153627

    申请日：2014-01-13

    申请人： DONGHUN KWAK ,  HYUN JUN YOON ,  DONGKYO SHIM

    发明人： DONGHUN KWAK ,  HYUN JUN YOON ,  DONGKYO SHIM

    IPC分类号： G11C7/10

    CPC分类号： G11C7/22 ,  G11C7/10 ,  G11C7/1063 ,  G11C16/0483 ,  G11C16/26

    摘要： A nonvolatile memory device includes a cell array including a plurality of cell strings extending on a substrate in a vertical direction, a page buffer connected to a plurality of bit lines and configured to store sensing data of the cell array in a sensing operation, a voltage generator configured to provide voltages to a plurality of word lines and the plurality of bit lines, and an input/output buffer configured to temporarily store the sensing data received in a data dump from the page buffer and to output the temporarily stored data to an external device. The nonvolatile memory device further includes control logic configured to set a status of the nonvolatile memory device to a ready state after the sensing data is dumped to the input/output buffer and before recovery of the cell array from a bias voltage of the sensing operation is complete.

    摘要翻译： 一种非易失性存储器件，包括一个单元阵列，该单元阵列包括在垂直方向上在基片上延伸的多个单元串，连接到多个位线的一个页缓冲器，并且被配置为在感测操作中存储该单元阵列的感测数据， 发生器，其被配置为向多个字线和所述多个位线提供电压;以及输入/输出缓冲器，被配置为临时存储从所述页缓冲器接收的数据转储中的感测数据，并将所述临时存储的数据输出到外部 设备。 非易失性存储装置还包括控制逻辑，其被配置为在将感测数据转储到输入/输出缓冲器之后并且在从感测操作的偏置电压恢复单元阵列之前将非易失性存储器件的状态设置为就绪状态 完成。

    Nonvolatile memory device, memory system comprising same, and method of programming same
    9.
    发明授权
    Nonvolatile memory device, memory system comprising same, and method of programming same 有权
    非易失性存储器件，包括其的存储器系统以及编程方法

    公开(公告)号：US09202587B2

    公开(公告)日：2015-12-01

    申请号：US14278743

    申请日：2014-05-15

    申请人： Jonghoo Jo ,  Hyun Jun Yoon ,  Kitae Park ,  Dongkyo Shim

    发明人： Jonghoo Jo ,  Hyun Jun Yoon ,  Kitae Park ,  Dongkyo Shim

    IPC分类号： G11C11/34 ,  G11C16/34 ,  G11C16/10 ,  G11C16/04 ,  G11C16/08

    CPC分类号： G11C16/3459 ,  G11C16/0483 ,  G11C16/08 ,  G11C16/10

    摘要： A method of programming a nonvolatile memory device comprises performing an N-th program loop based on state data stored in data latches according to a default state ordering, determining whether conversion of the default state ordering is required according to a predetermined criterion, as a consequence of determining that conversion of the default state ordering is required, converting all or part of the state data stored in the data latches from the default state ordering to another state ordering, and performing a (N+1)th program loop based on the converted state data.

    摘要翻译： 一种非易失性存储器件的编程方法包括：根据默认状态顺序，根据存储在数据锁存器中的状态数据执行第N个程序循环，确定是否需要根据预定标准转换默认状态排序，结果 确定需要转换默认状态排序，将存储在数据锁存器中的全部或部分状态数据从默认状态排序转换到另一状态排序，以及基于转换的第（N + 1）个程序循环执行 状态数据。