-
公开(公告)号:US20240363401A1
公开(公告)日:2024-10-31
申请号:US18201200
申请日:2023-05-24
发明人: Janbo Zhang , Li-Wei Feng
IPC分类号: H01L21/768 , H01L23/528
CPC分类号: H01L21/76831 , H01L21/76802 , H01L21/76877 , H01L23/528
摘要: A contact pad structure and a manufacturing method thereof are disclosed in the present invention. The contact pad structure includes a substrate, a first dielectric layer, a second dielectric layer, first contact pads, an etching stop layer, a first void, and a second void. The first contact pads are disposed on a first region of the substrate. The first dielectric layer is disposed on the substrate, covers the first contact pads, and includes a recess located between two adjacent first contact pads. The etching stop layer is disposed on the first dielectric layer and partially located in the recess. The second dielectric layer is disposed on the etching stop layer and partially located in the recess. The first void is disposed in the etching stop layer and located in the recess. The second void is disposed in the second dielectric layer and located in the recess.
-
公开(公告)号:US20240349493A1
公开(公告)日:2024-10-17
申请号:US18754195
申请日:2024-06-26
发明人: Yi-Wei Chen , Hsu-Yang Wang , Chun-Chieh Chiu , Shih-Fang Tzou
IPC分类号: H10B12/00 , H01L21/768
CPC分类号: H10B12/485 , H01L21/76804 , H01L21/76805 , H01L21/76814 , H01L21/76819 , H01L21/76895 , H10B12/053 , H10B12/482
摘要: A method of forming a semiconductor memory device includes the following steps. First of all, a substrate is provided, and a plurality of gates is formed in the substrate, along a first direction. Next, a semiconductor layer is formed on the substrate, covering the gates, and a plug is then in the semiconductor layer, between two of the gates. Then, a deposition process is performed to from a stacked structure on the semiconductor layer. Finally, the stacked structure is patterned to form a plurality of bit lines, with one of the bit lines directly in contact with the plug.
-
公开(公告)号:US20240334674A1
公开(公告)日:2024-10-03
申请号:US18227326
申请日:2023-07-28
发明人: GUANGRONG WANG , Feng-Lun Wu , Chung-Ping Hsia , MIAO SUN
IPC分类号: H10B12/00 , H01L21/8234 , H01L27/092 , H01L29/66
CPC分类号: H10B12/053 , H01L21/823431 , H01L21/823481 , H01L27/0924 , H01L29/66795 , H10B12/34
摘要: A semiconductor device and a method of forming the same are disclosed. The semiconductor device includes a substrate, a plurality of active areas, a shallow trench isolation and a plurality of buried gates. The active areas are formed on the substrate, wherein each active area includes a semiconductor layer, and a first interface exists between the semiconductor layer and the substrate. The shallow trench isolation is disposed on the substrate and surrounds the active areas. Each buried gates is buried in one of the plurality of active areas and disposed above the first interface. Accordingly, the isolation effect between the active areas can be enhanced on the condition of maintaining a certain level of integration. Meanwhile, the possible device defects derived from the raised level of integration can be ameliorated.
-
4.
公开(公告)号:US20240274531A1
公开(公告)日:2024-08-15
申请号:US18645319
申请日:2024-04-24
发明人: XINYAN HONG , Yifei Yan , Daochu Wu , Chao-Lun Fu
IPC分类号: H01L23/528 , H10B10/00 , H10B12/00
CPC分类号: H01L23/528 , H10B10/00 , H10B12/00
摘要: A semiconductor structure, including a plurality of metal patterns disposed on the substrate, and a merged pattern disposed between adjacent two of the metal patterns, wherein the merged pattern includes a first outer line, a central line and a second outer line sequentially arranged along a first direction and connected with each other, and one short axis of the first outer line, one short axis of the central line and one short axis of the second outer line are misaligned along the first direction.
-
公开(公告)号:US20240268097A1
公开(公告)日:2024-08-08
申请号:US18603228
申请日:2024-03-13
发明人: Peng GUO , Yuanbao Wang
CPC分类号: H10B12/30 , H01L29/0649 , H10B12/482 , H10B12/488
摘要: A method for fabricating a semiconductor memory device includes: forming word lines and bit lines; forming filling patterns between the bit lines and at ends of the bit lines, and forming first gaps surrounded by the filling patterns and the bit lines; depositing an insulating material, to fill up the first gaps surrounded by the filling patterns and the bit lines, and forming cavities surrounded by the insulating material in each of the first gaps respectively; etching the insulating material to form a strip-shaped isolation structure and columnar isolation structures, where the cavity of the strip-shaped isolation structure is exposed to form a seam; after etching the insulating material, removing a portion of the filling patterns to form second gaps, where the second gaps are surrounded by the columnar isolation structures and the bit lines; and depositing a conductive material to fill up the second gaps and the seam concurrently.
-
公开(公告)号:US20240244824A1
公开(公告)日:2024-07-18
申请号:US18427852
申请日:2024-01-31
发明人: Ken-Li Chen , Yifei Yan , Yu-Cheng Tung
CPC分类号: H10B12/315 , H01L29/0649 , H10B12/0335 , H10B12/482
摘要: The present disclosure relates to a semiconductor memory device and a fabricating method thereof, and the semiconductor memory device includes a substrate, bit lines, plugs and a spacer structure. The bit lines are separately disposed on the substrate, and the plugs are also disposed on the substrate to alternately arrange with the bit lines. The spacer structure is disposed on the substrate, between each of the bit lines and each of the plugs. The spacer structure includes a first air gap layer, a first spacer and a second air gap layer, and the first air gap layer, the first spacer and the second air gap layer are sequentially stacked between sidewalls of the bit lines and the plugs. Therefore, two air gap layers may be formed between the bit lines and the storage node contacts to improve the delay between the resistor and the capacitor.
-
公开(公告)号:US20240222297A1
公开(公告)日:2024-07-04
申请号:US18602594
申请日:2024-03-12
发明人: Yi-Wang JHAN , Yung-Tai HUANG , Xin YOU , Xiaopei FANG , Yu-Cheng TUNG
IPC分类号: H01L23/00 , H01L21/8234 , H01L29/10 , H01L29/417
CPC分类号: H01L24/05 , H01L21/823462 , H01L21/823475 , H01L24/03 , H01L29/1033 , H01L29/41775 , H01L2224/036 , H01L2224/0508 , H01L2224/05099
摘要: A semiconductor structure is disclosed. The semiconductor structure includes: a substrate; a plurality of gate conductive patterns on the substrate; an interlayer dielectric layer covering the gate conductive patterns on the substrate; an interconnect structure comprising a contact plug and a first contact pad, the contact plug extending through the interlayer dielectric layer to the substrate, the first contact pad fully covering a top of the contact plug and extending laterally over part of a top surface of the interlayer dielectric layer; and a second contact pad formed on the top surface of the interlayer dielectric layer and spaced apart from a side edge of the first contact pad, wherein the second contact pad is formed and fully overlays on the interlayer dielectric layer and an isolation plug is spaced apart from the first contact pad.
-
8.
公开(公告)号:US20240222124A1
公开(公告)日:2024-07-04
申请号:US18603246
申请日:2024-03-13
发明人: Gang-Yi Lin , Yu-Cheng Tung , Yi-Wang Jhan , Yifei Yan , Xiaopei Fang
IPC分类号: H01L21/033 , H01L21/768 , H01L23/528
CPC分类号: H01L21/0338 , H01L21/0335 , H01L21/0337 , H01L21/76892 , H01L23/528
摘要: A method for fabricating a semiconductor structure includes the following steps. Decomposing a layout to first connection patterns and second connection patterns alternatively arranged with each other, where a to-be-split pattern is disposed between the first connection pattern and the second connection pattern; splitting the to-be-split pattern into a cutting portion and a counterpart cutting portion; forming a first photomask having a layout constructed by the first connection pattern and the cutting portion; forming a second photomask having a layout constructed by the second connection pattern and the counterpart cutting portion; transferring layouts of the first and second photomasks to a target layer to form connection patterns and a merged pattern, where the contour of the merged pattern is defined by the cutting portion and the counterpart cutting portion, and each end surface of the merged pattern comprises a recessed region and a protruded region.
-
公开(公告)号:US11943911B2
公开(公告)日:2024-03-26
申请号:US16102715
申请日:2018-08-13
发明人: Yukihiro Nagai
IPC分类号: H10B12/00
CPC分类号: H10B12/09 , H10B12/0335 , H10B12/053 , H10B12/315 , H10B12/34 , H10B12/482 , H10B12/50
摘要: A semiconductor structure for a memory device includes a substrate including a memory cell region and a peripheral circuit region defined thereon, at least an active region formed in the peripheral circuit region, a buried gate structure formed in the active region in the peripheral circuit region, a conductive line structure formed on the buried gate structure, and at least a bit line contact plug formed in the memory cell region.
-
公开(公告)号:US11910595B2
公开(公告)日:2024-02-20
申请号:US17408510
申请日:2021-08-23
发明人: Yu-Cheng Tung , Janbo Zhang , Shih-Han Hung , Li-Wei Feng
IPC分类号: H10B12/00
CPC分类号: H10B12/482 , H10B12/315 , H10B12/34
摘要: The invention discloses a semiconductor memory device, which is characterized by comprising a substrate defining a cell region and an adjacent periphery region, a plurality of bit lines are arranged on the substrate and arranged along a first direction, each bit line comprises a conductive part, and the bit line comprises four sidewalls, and a spacer surrounds the four sidewalls of the bit line, the spacer comprises two short spacers covering two ends of the conductive part, two long spacers covering the two long sides of the conductive part, and a plurality of storage node contact isolations located between any two adjacent bit lines, at least a part of the storage node contact isolations cover directly above the spacers. The structure of the invention can improve the electrical isolation effect, preferably avoid leakage current and improve the quality of components.
-
-
-
-
-
-
-
-
-