-
公开(公告)号:US12118262B2
公开(公告)日:2024-10-15
申请号:US17703347
申请日:2022-03-24
Applicant: Samsung Electronics Co., Ltd.
Inventor: Seungjin Kim , Sungjun Lee , Jungbae Kim , Joonyung Park , Jiesoon Jeong , Mooyoung Kim
CPC classification number: G06F3/1423 , G06T3/40 , G06T3/60
Abstract: An electronic device is provided. The electronic device includes a first display disposed on a first surface of the electronic device, a second display disposed on a second surface of the electronic device and having at least a portion thereof being unviewable to a user according to a folding state of the electronic device, a memory configured to store instructions, and a processor electrically connected to the first display, the second display, and the memory. The processor is configured to execute the instructions to detect a change in the folding state of the electronic device while displaying a first image on one of the first display or the second display, when the change in the folding state is detected, generate a second image to be displayed on the other of the first display or the second display, while generating the second image, store a snapshot image of the first image in the memory and display the snapshot image on the other of the first display or the second display, and when the second image is generated, display the second image on the other of the first display or the second display instead of the snapshot image.
-
公开(公告)号:US11818879B2
公开(公告)日:2023-11-14
申请号:US17901210
申请日:2022-09-01
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Cheonbae Kim , Seungjin Kim , Dongkyun Lee
IPC: H01L27/108 , H01L49/02 , H01L29/78 , H10B12/00
CPC classification number: H10B12/30 , H01L28/60 , H01L29/7802
Abstract: A semiconductor device is provided. The semiconductor device includes a plurality of lower electrodes arranged on a semiconductor substrate in a honeycomb structure; and a support connected to the plurality of lower electrodes and defining a plurality of open areas through which the plurality of lower electrodes are exposed. A center point of each of the plurality of open areas is arranged at a center point of a triangle formed by center points of three corresponding neighboring lower electrodes among the plurality of lower electrodes.
-
公开(公告)号:US20230217646A1
公开(公告)日:2023-07-06
申请号:US17820231
申请日:2022-08-16
Applicant: Samsung Electronics Co., Ltd.
Inventor: Jung-Bum Lim , Seungjin Kim , Sangchul Yang , Jeon Il Lee , Hoin Lee
IPC: H01L27/108 , H01L49/02
CPC classification number: H01L27/10814 , H01L28/91 , H01L28/92 , H01L27/10855 , H01L28/75
Abstract: A semiconductor device includes a vertical stack of ring-shaped electrodes that are electrically connected together into a top electrode of a capacitor, on a semiconductor substrate. A bottom electrode of the capacitor is also provided, which extends vertically in a direction orthogonal to a surface of the substrate and through centers of the vertical stack of ring-shaped electrodes. An electrically insulating bottom supporting pattern is provided, which extends between a lowermost one of the ring-shaped electrodes and an intermediate one of the ring-shaped electrodes.
-
公开(公告)号:US11462610B2
公开(公告)日:2022-10-04
申请号:US16947090
申请日:2020-07-17
Applicant: Samsung Electronics Co., Ltd.
Inventor: Yoonyoung Choi , Byunghyun Lee , Byeongjoo Ku , Seungjin Kim , Sangjae Park , Jinwoo Bae , Hangeol Lee , Bowo Choi , Hyunsil Hong
IPC: H01L27/108 , H01L49/02
Abstract: Capacitor forming methods may include sequentially forming a first mold layer, a first support material layer, and a second mold layer on a substrate, forming a mask pattern on the second mold layer, forming a recess in the second mold layer, the first support material layer, and the first mold layer using the mask pattern as a mask, forming a lower electrode in the recess, removing the mask pattern by a dry cleaning process, reducing a width of an upper portion of the lower electrode, removing the first mold layer, forming a dielectric layer on a surface of the lower electrode, and forming an upper electrode on the dielectric layer.
-
公开(公告)号:US11380286B2
公开(公告)日:2022-07-05
申请号:US17155132
申请日:2021-01-22
Applicant: Samsung Electronics Co., Ltd.
Inventor: Gwanghui Lee , Minwoo Kim , Seungjin Kim , Minwoo Lee , Juseok Lee , Woojun Jung
Abstract: According to an embodiment, an electronic device may include at least one processor, a display, a memory configured to store image frames, and a display controller configured to output the image frames. The at least one processor may be configured to transmit a first image frame to be output through the display, based on a first timing signal received from the display controller, identify a state of the electronic device, transmit first control information for changing a timing of the first timing signal, in response to transmitting the first control information for changing the timing of the first timing signal, receive a second timing signal from the display controller, and transmit, to the memory, a second image frame to be output through the display, based on the received second timing signal. The timing of the second timing signal may differ from the timing of the first timing signal.
-
公开(公告)号:US11876487B2
公开(公告)日:2024-01-16
申请号:US18152418
申请日:2023-01-10
Applicant: Samsung Electronics Co., Ltd.
Inventor: Jaehong Jung , Seungjin Kim , Seunghyun Oh
CPC classification number: H03B5/36 , H03L7/099 , H03B2200/009
Abstract: An oscillator includes a crystal oscillation circuit configured to generate an oscillation signal having a natural frequency, an injection circuit configured to inject a first injection signal and a second injection signal into the crystal oscillation circuit, a dithering circuit configured to transmit a first control signal for generating the first injection signal to the injection circuit, and a phased-lock loop (PLL) circuit configured to lock a phase of the first injection signal to the natural frequency, to transmit a second control signal for generating the second injection signal to the injection circuit.
-
公开(公告)号:US20230291354A1
公开(公告)日:2023-09-14
申请号:US18152418
申请日:2023-01-10
Applicant: Samsung Electronics Co., Ltd.
Inventor: Jaehong JUNG , Seungjin Kim , Seunghyun Oh
CPC classification number: H03B5/36 , H03L7/099 , H03B2200/009
Abstract: An oscillator includes a crystal oscillation circuit configured to generate an oscillation signal having a natural frequency, an injection circuit configured to inject a first injection signal and a second injection signal into the crystal oscillation circuit, a dithering circuit configured to transmit a first control signal for generating the first injection signal to the injection circuit, and a phased-lock loop (PLL) circuit configured to lock a phase of the first injection signal to the natural frequency, to transmit a second control signal for generating the second injection signal to the injection circuit.
-
18.
公开(公告)号:US11688341B2
公开(公告)日:2023-06-27
申请号:US17944584
申请日:2022-09-14
Applicant: Samsung Electronics Co., Ltd.
Inventor: Minwoo Lee , Seungryeol Kim , Seungjin Kim , Junghyun Kim , Byungduk Yang , Gwanghui Lee , Seoyoung Lee , Juseok Lee , Woojun Jung
IPC: G09G3/3225 , G09G3/20
CPC classification number: G09G3/3225 , G09G3/20 , G09G2310/0267 , G09G2310/08 , G09G2320/0247 , G09G2320/0276 , G09G2320/0606 , G09G2320/0626 , G09G2320/0673 , G09G2330/021 , G09G2330/028 , G09G2340/0435 , G09G2360/16
Abstract: An electronic device is provided. The electronic device includes a display panel and a display driver integrated circuit configured to drive the display panel. The display driver integrated circuit is configured to determine a luminance value of the display panel if a request for a change from a current driving frequency of the display panel to a target driving frequency is received, and determine at least one intermediate driving frequency between the current driving frequency and the target driving frequency depending on the luminance value of the display panel.
-
公开(公告)号:US11601131B2
公开(公告)日:2023-03-07
申请号:US17734693
申请日:2022-05-02
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Sangdon Jung , Gyusik Kim , Seungjin Kim , Seunghyun Oh , Jihwan Kim
Abstract: A phase locked loop includes a phase detector outputting a first signal corresponding to a phase difference of a reference frequency signal and a division frequency signal, a charge pump amplifying a first signal to output a second signal, a loop filter filtering the second signal to output a third signal, a voltage-to-current converter receiving the third signal and outputting a fourth signal, a digital-to-analog converter outputting a fifth signal based on the fourth signal and a digital compensation signal, an oscillator outputting an output frequency signal having a frequency corresponding to the fifth signal, a divider dividing the frequency of the output frequency signal to output the division frequency signal and a compensation frequency signal, and an automatic frequency calibrator compensating for the voltage-to-current converter based on a difference between a frequency of the compensation frequency signal and a frequency of a reference frequency signal.
-
20.
公开(公告)号:US11496137B2
公开(公告)日:2022-11-08
申请号:US17536514
申请日:2021-11-29
Applicant: Samsung Electronics Co., Ltd.
Inventor: Baekmin Lim , Seungjin Kim
Abstract: An automatic frequency calibration and lock detection circuit includes a frequency error generator circuit, an automatic frequency calibration signal generator circuit, and a lock flag generator circuit. The frequency error generator circuit generates a frequency error signal based on a reference frequency signal and an output frequency signal. The frequency error signal represents a difference between a frequency of the output frequency signal and a target frequency. The automatic frequency calibration signal generator circuit generates an automatic frequency calibration output signal and an automatic frequency calibration done signal based on the frequency error signal and a first clock signal. The lock flag generator circuit generates a lock done signal based on the frequency error signal, the automatic frequency calibration done signal and a second clock signal. The frequency error generator circuit is shared by the automatic frequency calibration signal generator circuit and the lock flag generator circuit.
-
-
-
-
-
-
-
-
-