High speed arithmetic and logic generator with reduced complexity using
negative resistance
    1.
    发明授权
    High speed arithmetic and logic generator with reduced complexity using negative resistance 失效
    高速算术和逻辑发生器,使用负电阻降低复杂性

    公开(公告)号:US5265044A

    公开(公告)日:1993-11-23

    申请号:US595390

    申请日:1990-10-10

    申请人: Tejinder Singh

    发明人: Tejinder Singh

    摘要: A technique for generating a carry, AND, OR, NAND, NOR, INVERTING logic and sum and carry: operation in a one or at most two device delay by employing negative differential resistance devices. Circuits implemented with this technique are not only extremely fast, but use a small number of active devices as well. This technique could be implemented in building circuits using any transistor Bipolar Transistors, Field Effect Transistors (FETs), High Electron Mobility Transistors (HEMTs), Hetero-junction Bipolar Transistors (HBTs), etc. The negative differential resistance characteristics of the resonant tunneling transistor can be exploited to increase the noise margin. Resonant tunneling devices have the added advantage of working at very high speeds, and could yield propagation delays less than 5ps.

    摘要翻译: 一种用于产生进位AND,OR,NAND,NOR,INVERTING逻辑并且通过采用负差分电阻器件进行一个或多于两个器件延迟的操作的技术。 使用这种技术实现的电路不仅非常快,而且还使用少量的有源器件。 该技术可以在使用任何晶体管双极晶体管,场效应晶体管(FET),高电子迁移率晶体管(HEMT),异质结双极晶体管(HBT))的构建电路中实现。谐振隧道晶体管的负差分电阻特性 可以利用来增加噪声容限。 谐振隧道装置具有以非常高的速度工作的附加优点,并且可以产生小于5ps的传播延迟。

    MUTE DRIVE CIRCUIT
    7.
    发明申请
    MUTE DRIVE CIRCUIT 审中-公开
    静音驱动电路

    公开(公告)号:US20130236030A1

    公开(公告)日:2013-09-12

    申请号:US13430701

    申请日:2012-03-27

    IPC分类号: H04B15/00

    摘要: A mute drive circuit includes a micro-controller including an I/O port; a mute circuit; and an npn transistor. When an electronic device using the mute circuit is plugged into an AC power source, the I/O port is set to the logic low, the mute circuit performs the mute mode. When the electronic device is turned on, the I/O port is controlled set to the logic low for a period and then be pulled up to the logic high, the mute circuit performs the mute mode for the period and then enters into the normal mode. When the electronic device is turned off, the I/O port is controlled to set to the logic low, the mute circuit performs the mute mode. When the electronic device is unplugged from the AC power source, the I/O port is pulled down to the logic low, the mute circuit performs the mute mode.

    摘要翻译: 静音驱动电路包括具有I / O端口的微控制器; 静音电路; 和npn晶体管。 当使用静音电路的电子设备插入交流电源时,I / O端口设置为逻辑低电平,静音电路执行静音模式。 当电子设备打开时,I / O端口被控制为逻辑低电平一段时间,然后被上拉至逻辑高电平,静音电路在该时间段内执行静音模式,然后进入正常模式 。 当电子设备关闭时,I / O端口被控制为逻辑低电平,静音电路执行静音模式。 当电子设备从交流电源拔下时,I / O端口被拉低至逻辑低电平,静音电路执行静音模式。