-
公开(公告)号：US20210082971A1
公开(公告)日：2021-03-18
申请号：US16076220
申请日：2018-05-10
Inventor： Yuanfu LIU
IPC: H01L27/12 , G02F1/1345
Abstract: An array substrate is disclosed. The array substrate includes a semiconductor active layer, a gate insulation layer, a first metal layer, an interlayer dielectric layer, a second metal layer, a planarization layer and a passivation layer sequentially disposed on a base substrate; wherein the array substrate is provided with a row driving unit, including a capacitor structure; wherein the capacitor structure includes a first capacitive plate formed in the semiconductor active layer, a second capacitive plate formed in the first metal layer and a third capacitive plate formed in the second metal layer; and wherein projections of the first capacitive plate and the second capacitive plate on the base substrate are partially overlapped, projections the second capacitive plate and the third capacitive plate on the base substrate are partially overlapped and the third capacitive plate is electrically connected to the first capacitive plate through a first via hole.
-
公开(公告)号：US20180101075A1
公开(公告)日：2018-04-12
申请号：US15108299
申请日：2016-05-04
Inventor： Yuanfu LIU
IPC: G02F1/1362 , G02F1/1368
CPC classification number: G02F1/136213 , G02F1/134363 , G02F1/136209 , G02F1/136227 , G02F1/136286 , G02F1/1368 , G02F2001/134372 , G02F2001/13685 , G02F2201/121 , G02F2201/123 , G02F2201/40 , G02F2202/104
Abstract: The present invention discloses an array substrate, comprising a first storage capacitor and a second storage capacitor, and the first storage capacitor and the second storage capacitor are coupled in parallel to form a total storage capacitor of the array substrate to increase the total storage capacitor of the array substrate, so as to avoid the issues of the cross talk and the image residue due to the over small total storage capacitor for promoting the quality of the array substrate. The present invention further discloses a display panel utilizing the array substrate and a liquid crystal display panel utilizing the array substrate.
-
公开(公告)号：US20210082364A1
公开(公告)日：2021-03-18
申请号：US16061556
申请日：2018-03-08
Inventor： Yuanfu LIU
IPC: G09G3/36 , G02F1/1333 , G02F1/1343 , G02F1/1362
Abstract: A common electrode of a display panel is disclosed. The common electrode is located at a side of a gate driving device of the display panel, and the common electrode includes multiple main trunk electrodes arranged sequentially along a row direction, along the row direction, from a side closed to the gate driving device to a side away from the gate driving electrode, in adjacent two main trunk electrodes, a common voltage on a previous main trunk electrode is less than or equal to a common voltage on a next main trunk electrode, and a common voltage of a first main trunk electrode is less than a common voltage on a last main trunk electrode. The present invention can reduce the uneven display caused by RC delay on the transmission of the scanning signal.
-
Patent Agency Ranking
公开(公告)号：US20190229530A1
公开(公告)日：2019-07-25
申请号：US15579469
申请日：2017-11-30
Inventor： Pinquan XU , Yuanfu LIU
Abstract: An electrostatic protection circuit of a display panel includes a first P-type thin film transistor having a gate connected to a high potential electrostatic output line and a drain connected to a high potential electrostatic output line, a second P-type thin film transistor having a gate connected to a high potential electrostatic output line and a drain connected to a source of the first P-type thin film transistor, and a source connected to the electrostatic signal input line; a first N-type thin film transistor having a gate connected to the low potential electrostatic output line, and a drain connected to the low potential electrostatic output line; a second N-type thin film transistor having a gate connected to the low potential electrostatic output line and a drain connected to the source of the first N-type thin film transistor, and a source connected to the electrostatic signal input line.
-
公开(公告)号：US20190064614A1
公开(公告)日：2019-02-28
申请号：US15916435
申请日：2018-03-09
Inventor： Yuanfu LIU
IPC: G02F1/1362
CPC classification number: G02F1/136204 , G02F1/136286 , G02F2202/22
Abstract: The present disclosure provides an array substrate, the array substrate includes a plurality of array blocks arranged at intervals, wherein each array block includes a plurality of sub-array substrates arranged at intervals, at least one of a periphery of the array substrate, a periphery of the array block, and a periphery of the display area of the sub-array substrate is arranged with an electrostatic protection structure, the electrostatic protection structure is a transparent metal oxide wire, or a metal wire and a transparent conductive metal oxide wire arranged in layers. The existence of the electrostatic protection structure can effectively shield the outside static electricity. The disclosure also provides a liquid crystal display panel adopting the array substrate.
-
公开(公告)号：US20190385549A1
公开(公告)日：2019-12-19
申请号：US15754554
申请日：2018-01-17
Inventor： Yuanfu LIU
IPC: G09G3/36
Abstract: A method for intercepting pixel leaked voltages of a display panel is disclosed. The method includes following steps: displaying a black frame at a first display area of the display panel and a white frame at a second display area of the display panel at the same time; intercepting a first pixel light spot, wherein the first pixel light spot is caused by the gate of a transistor leaks a gate voltage to a pixel unit coupled to the transistor while voltage leakage exists between the gate and the source of the transistor within the first display area; intercepting a second pixel light spot, wherein the second pixel light spot is caused by the gate of the transistor leaks a source voltage to the pixel unit coupled to the transistor if the voltage leakage exists between the source and the drain of the transistor within the first display area.
-
公开(公告)号：US20190035347A1
公开(公告)日：2019-01-31
申请号：US15520012
申请日：2017-03-14
Inventor： Yuanfu LIU
IPC: G09G3/36
Abstract: A GOA driving panel is disclosed. The GOA driving panel includes a plurality of GOA driving units and a plurality of output capacitors. Each output capacitor is arranged between a GOA driving unit and a corresponding scanning line so that an output waveform of a row scanning signal output by the GOA driving unit is a delay waveform. In the GOA driving unit, a difference among feedback voltages of pixel units in different active areas of the panel can be effectively reduced, whereby image flicker of the panel can be alleviated, and display quality thereof can be improved.
-
公开(公告)号：US20180299718A1
公开(公告)日：2018-10-18
申请号：US15520695
申请日：2017-03-17
Inventor： Yuanfu LIU
IPC: G02F1/1345 , H01L27/12 , H01L27/13 , G02F1/1368 , G09G3/36
CPC classification number: G02F1/13454 , G02F1/1368 , G09G3/36 , G09G3/3677 , G09G2300/0408 , G09G2310/0267 , G09G2320/0219 , G09G2320/0223 , G09G2320/0247 , H01L27/124 , H01L27/13
Abstract: A GOA driving panel is disclosed. The GOA driving panel includes an active area and a non-active area arranged at two opposite sides of the active area. The non-active area is provided with a plurality of GOA driving units, and each GOA driving unit is connected with one corresponding scanning line in the active area for outputting a scanning signal to the scanning line. The non-active area is further provided with a plurality of signal waveform delay units, and each signal waveform delay unit is arranged between a GOA driving unit and a corresponding scanning line.
-
-
-
-
-
-
-
Search Results
8
records
(took 0.015 seconds)
