-
公开(公告)号:US20240385516A1
公开(公告)日:2024-11-21
申请号:US18757949
申请日:2024-06-28
Inventor: Chih-Cheng Liu , Yi-Chen Kuo , Yen-Yu Chen , Jr-Hung Li , Chi-Ming Yang , Tze-Liang Lee
Abstract: An organometallic precursor for extreme ultraviolet (EUV) lithography is provided. An organometallic precursor includes an aromatic di-dentate ligand, a transition metal coordinated to the aromatic di-dentate ligand, and an extreme ultraviolet (EUV) cleavable ligand coordinated to the transition metal. The aromatic di-dentate ligand includes a plurality of pyrazine molecules.
-
公开(公告)号:US12044966B2
公开(公告)日:2024-07-23
申请号:US18355641
申请日:2023-07-20
Inventor: Chih-Cheng Liu , Yi-Chen Kuo , Yen-Yu Chen , Jr-Hung Li , Chi-Ming Yang , Tze-Liang Lee
CPC classification number: G03F7/0042 , C07F5/00 , C07F5/003 , C07F7/2284 , C07F9/902 , C07F9/92 , C07F9/94 , C07F11/00 , G03F7/2004
Abstract: An organometallic precursor for extreme ultraviolet (EUV) lithography is provided. An organometallic precursor includes an aromatic di-dentate ligand, a transition metal coordinated to the aromatic di-dentate ligand, and an extreme ultraviolet (EUV) cleavable ligand coordinated to the transition metal. The aromatic di-dentate ligand includes a plurality of pyrazine molecules.
-
公开(公告)号:US11908700B2
公开(公告)日:2024-02-20
申请号:US17816374
申请日:2022-07-29
Inventor: Nai-Han Cheng , Chi-Ming Yang
IPC: H01L21/3065 , H01J37/305 , H01J37/317 , H01J37/32
CPC classification number: H01L21/3065 , H01J37/3053 , H01J37/3056 , H01J37/317 , H01J37/3172 , H01J37/32412
Abstract: In some embodiments of the present disclosure, a method of manufacturing a semiconductor structure includes the following operations. A substrate including a first atom and a second atom is provided. An etchant is dispatched from an ionizer. A compound is formed over the substrate by bonding the first atom with the etchant. A particle is released from an implanter. The compound is removed by bombarding the compound with the particle having an energy smaller than a bonding energy between the first atom and the second atom, wherein the particle is different from the etchant.
-
公开(公告)号:US20240019778A1
公开(公告)日:2024-01-18
申请号:US18446750
申请日:2023-08-09
Inventor: Yi-Chen Kuo , Chih-Cheng Liu , Yen-Yu Chen , Jr-Hung Li , Chi-Ming Yang , Tze-Liang Lee
IPC: G03F7/004 , G03F7/16 , H01L21/027
CPC classification number: G03F7/0043 , G03F7/168 , H01L21/0274
Abstract: Metal-comprising resist layers (for example, metal oxide resist layers), methods for forming the metal-comprising resist layers, and lithography methods that implement the metal-comprising resist layers are disclosed herein that can improve lithography resolution. An exemplary method includes forming a metal oxide resist layer over a workpiece by performing deposition processes to form metal oxide resist sublayers of the metal oxide resist layer over the workpiece and performing a densification process on at least one of the metal oxide resist sublayers. Each deposition process forms a respective one of the metal oxide resist sublayers. The densification process increases a density of the at least one of the metal oxide resist sublayers. Parameters of the deposition processes and/or parameters of the densification process can be tuned to achieve different density profiles, different density characteristics, and/or different absorption characteristics to optimize patterning of the metal oxide resist layer.
-
公开(公告)号:US11602821B2
公开(公告)日:2023-03-14
申请号:US16746058
申请日:2020-01-17
Inventor: James Jeng-Jyi Hwang , He Hui Peng , Jiann Lih Wu , Chi-Ming Yang
IPC: B24B47/12 , H01L21/304 , B24B57/02 , B24B37/20
Abstract: A wafer polishing head is provided. The wafer polishing head includes a carrier head, a plurality of piezoelectric actuators disposed on the carrier head, and a membrane disposed over the plurality of piezoelectric actuators. The plurality of piezoelectric actuators is configured to provide mechanical forces on the membrane and generate an electrical charge when receiving counterforces of the mechanical forces through the membrane. A wafer polishing system and a method for polishing a substrate using the same are also provided.
-
公开(公告)号:US11255658B2
公开(公告)日:2022-02-22
申请号:US17002677
申请日:2020-08-25
Inventor: Feng Yuan Hsu , Chi-Ming Yang , Ching-Hsiang Hsu , Chyi Shyuan Chern
Abstract: An ellipsometer includes a light source, a polarizer, an asymmetric wavelength retarder, an analyzer and an optical detection component. The light source is configured to provide a light beam having multiple wavelengths incident to a sample. The polarizer is disposed between the light source and the sample, and configured to polarize the light beam. The asymmetric wavelength retarder is configured to provide a varied retardation effect on the light beam varied by wavelength. The analyzer is configured to analyze a polarization state of the light beam reflected by the sample. The optical detection component is configured to detect the light beam from the analyzer.
-
公开(公告)号:US10991604B2
公开(公告)日:2021-04-27
申请号:US16448888
申请日:2019-06-21
Inventor: Jyh-Shiou Hsu , Chi-Ming Yang , Tzu Jeng Hsu
IPC: H01L21/67 , H01L21/768 , C25D5/34 , C25D7/12 , C23C28/02 , C25D3/38 , H01L23/532
Abstract: A method of manufacturing a semiconductor structure includes loading the substrate from a first load lock chamber into a first processing chamber; disposing a conductive layer over the substrate in the first processing chamber; loading the substrate from the first processing chamber into the first load lock chamber; loading the substrate from the first load lock chamber into an enclosure filled with an inert gas and disposed between the first load lock chamber and a second load lock chamber; loading the substrate from the enclosure into the second load lock chamber; loading the substrate from the second load lock chamber into a second processing chamber; disposing a conductive member over the conductive layer in the second processing chamber; loading the substrate from the second processing chamber into the second load lock chamber; and loading the substrate from the second load lock chamber into a second load port.
-
公开(公告)号:US10510655B2
公开(公告)日:2019-12-17
申请号:US14490216
申请日:2014-09-18
Inventor: Ying-Hsueh Chang Chien , Yu-Ming Lee , Man-Kit Leung , Chi-Ming Yang
IPC: H01L23/48 , H01L23/52 , H01L29/40 , H01L23/522 , H01L21/768 , H01L23/532
Abstract: A semiconductor device includes providing a workpiece including an insulating material layer disposed thereon. The insulating material layer includes a trench formed therein. A barrier layer on the sidewalls of the trench is formed using a surface modification process and a surface treatment process.
-
公开(公告)号:US10509311B1
公开(公告)日:2019-12-17
申请号:US15992017
申请日:2018-05-29
Inventor: Chung-Chieh Lee , Feng Yuan Hsu , Chyi Shyuan Chern , Chi-Ming Yang , Tsiao-Chen Wu , Chun-Lin Chang
Abstract: A method for generating an electromagnetic radiation includes the following operations. A target material is introduced in a chamber. A light beam is irradiated on the target material in the chamber to generate plasma and an electromagnetic radiation. The electromagnetic radiation is collected with an optical device. A gas mixture is introduced in the chamber. The gas mixture includes a first buffer gas reactive to the target material, and a second buffer gas to slow down debris of the target material and/or plasma by-product, so as to increase an reaction efficiency of the target material and the first buffer gas, and to reduce deposition of the debris of the target material and/or the plasma by-product on the optical device.
-
公开(公告)号:US08871639B2
公开(公告)日:2014-10-28
申请号:US13734892
申请日:2013-01-04
Inventor: Ying-Hsueh Chang Chien , Yu-Ming Lee , Man-Kit Leung , Chi-Ming Yang
IPC: H01L21/4763 , H01L23/522 , H01L21/768
CPC classification number: H01L23/5226 , H01L21/76814 , H01L21/76826 , H01L21/76841 , H01L21/76844 , H01L21/76867 , H01L23/53233 , H01L23/53238 , H01L23/5329 , H01L23/53295 , H01L2924/0002 , Y02P80/30 , H01L2924/00
Abstract: Semiconductor devices and methods of manufacture thereof are disclosed. In one embodiment, a method of manufacturing a semiconductor device includes providing a workpiece including an insulating material layer disposed thereon. The insulating material layer includes a trench formed therein. The method includes forming a barrier layer on the sidewalls of the trench using a surface modification process and a surface treatment process.
Abstract translation: 公开了半导体器件及其制造方法。 在一个实施例中,制造半导体器件的方法包括提供包括设置在其上的绝缘材料层的工件。 绝缘材料层包括形成在其中的沟槽。 该方法包括使用表面改性方法和表面处理方法在沟槽的侧壁上形成阻挡层。
-
-
-
-
-
-
-
-
-