SEMICONDUCTOR CHIP INCLUDING A BUMP STRUCTURE AND SEMICONDUCTOR PACKAGE INCLUDING THE SAME

    公开(公告)号:US20200013740A1

    公开(公告)日:2020-01-09

    申请号:US16283906

    申请日:2019-02-25

    IPC分类号: H01L23/00

    摘要: A semiconductor chip includes a substrate. An electrode pad is disposed on the substrate. The electrode pad includes a low-k material layer. A first protection layer at least partially surrounds the electrode pad. The first protection layer includes a first opening at an upper portion thereof. A buffer pad is electrically connected to the electrode pad. A second protection layer at least partially surrounds the buffer pad. The second protection layer includes a second opening at an upper portion thereof. A pillar layer and a solder layer are sequentially stacked on the buffer pad. A thickness of the buffer pad is greater than a thickness of the electrode pad. A width of the first opening in a first direction parallel to an upper surface of the semiconductor substrate is equal to or greater than a width of the second opening in the first direction.

    Semiconductor chip including a bump structure and semiconductor package including the same

    公开(公告)号:US10930610B2

    公开(公告)日:2021-02-23

    申请号:US16283906

    申请日:2019-02-25

    IPC分类号: H01L23/00 H01L23/48

    摘要: A semiconductor chip includes a substrate having a low-k material layer. An electrode pad is disposed the substrate. A first protection layer at least partially surrounds the electrode pad. The first protection layer includes a first opening at an upper portion thereof. A buffer pad is electrically connected to the electrode pad. A second protection layer at least partially surrounds the buffer pad. The second protection layer includes a second opening at an upper portion thereof. A pillar layer and a solder layer are sequentially stacked on the buffer pad. A thickness of the buffer pad is greater than a thickness of the electrode pad. A width of the first opening in a first direction parallel to an upper surface of the semiconductor substrate is equal to or greater than a width of the second opening in the first direction.

    THROUGH-SILICON VIA (TSV) SEMICONDUCTOR DEVICES HAVING VIA PAD INLAYS
    8.
    发明申请
    THROUGH-SILICON VIA (TSV) SEMICONDUCTOR DEVICES HAVING VIA PAD INLAYS 审中-公开
    通过硅橡胶(TSV)半导体器件通过垫片嵌入

    公开(公告)号:US20130313722A1

    公开(公告)日:2013-11-28

    申请号:US13763294

    申请日:2013-02-08

    IPC分类号: H01L23/498

    摘要: A semiconductor device includes an insulating layer on a surface of a substrate, a through-via structure vertically passing through the substrate and the insulating layer and being exposed on the insulating layer, and a via pad on a surface of the exposed through-via structure. The via pad includes a via pad body, and a via pad inlay below the via pad body and protruding into the insulating layer and surrounding the through-via structure. The via pad body and the via pad inlay include a via pad barrier layer directly on the insulating layer and a via pad metal layer on the via pad barrier layer.

    摘要翻译: 半导体器件包括在衬底的表面上的绝缘层,垂直穿过衬底和绝缘层并且暴露在绝缘层上的通孔结构,以及暴露的通孔结构的表面上的通孔焊盘 。 通孔焊盘包括通孔焊盘主体和通孔焊盘嵌入到通孔焊盘主体下方并突出到绝缘层中并且围绕通孔结构。 通孔焊盘主体和通孔焊盘嵌体包括直接在绝缘层上的通孔焊盘阻挡层和通孔焊盘阻挡层上的通孔焊盘金属层。