Method for routing between pins of semiconductor device and design system therewith

    公开(公告)号:US10509884B2

    公开(公告)日:2019-12-17

    申请号:US16284318

    申请日:2019-02-25

    Abstract: Generating a routing between pins of a semiconductor device may include selecting one or more of candidate pins of the semiconductor device, generating a net list associated with the selected pins generating an interface script to execute the net list in a library-based disposition and wiring tool that is driven in a computer system, and executing the interface script through the library-based disposition. Pins may be selected from the candidate pins based on at least one of density, shapes, intervals, and sizes among the candidate pins. The net list may define a set of electrical connections between the selected pins.

    METHOD FOR ROUTING BETWEEN PINS OF SEMICONDUCTOR DEVICE AND DESIGN SYSTEM THEREWITH

    公开(公告)号:US20190188354A1

    公开(公告)日:2019-06-20

    申请号:US16284318

    申请日:2019-02-25

    CPC classification number: G06F17/5077 G06F17/5081

    Abstract: Generating a routing between pins of a semiconductor device may include selecting one or more of candidate pins of the semiconductor device, generating a net list associated with the selected pins generating an interface script to execute the net list in a library-based disposition and wiring tool that is driven in a computer system, and executing the interface script through the library-based disposition. Pins may be selected from the candidate pins based on at least one of density, shapes, intervals, and sizes among the candidate pins. The net list may define a set of electrical connections between the selected pins.

    Method for routing between pins of semiconductor device and design system therewith

    公开(公告)号:US10248752B2

    公开(公告)日:2019-04-02

    申请号:US15400333

    申请日:2017-01-06

    Abstract: Generating a routing between pins of a semiconductor device may include selecting one or more of candidate pins of the semiconductor device, generating a net list associated with the selected pins generating an interface script to execute the net list in a library-based disposition and wiring tool that is driven in a computer system, and executing the interface script through the library-based disposition. Pins may be selected from the candidate pins based on at least one of density, shapes, intervals, and sizes among the candidate pins. The net list may define a set of electrical connections between the selected pins.

    System on chip and temperature control method thereof
    6.
    发明授权
    System on chip and temperature control method thereof 有权
    片上系统及其温度控制方法

    公开(公告)号:US09459680B2

    公开(公告)日:2016-10-04

    申请号:US13948691

    申请日:2013-07-23

    CPC classification number: G06F1/3206 G05D23/1919 G06F1/20 G06F1/324 Y02D10/126

    Abstract: A temperature control method of a semiconductor device is provided. The temperature control method includes detecting a temperature of the semiconductor device; activating a reverse body biasing operation in which a body bias voltage applied to a function block of the semiconductor device is regulated, when the detected temperature is greater than a first temperature level; and activating a thermal throttling operation in which at least one of a frequency of a driving clock provided to a function block of the semiconductor device and a driving voltage applied to the function block of the semiconductor device is regulated, when the detected temperature is greater than a second temperature level that is different than the first temperature level.

    Abstract translation: 提供了一种半导体器件的温度控制方法。 温度控制方法包括检测半导体器件的温度; 当检测到的温度大于第一温度水平时,激活施加到半导体器件的功能块的体偏置电压的反向体偏置操作; 以及激活热调节操作,其中当检测到的温度大于所述热节流操作时,提供给所述半导体器件的功能块的驱动时钟的频率中的至少一个和施加到所述半导体器件的功能块的驱动电压被调节 与第一温度水平不同的第二温度水平。

Patent Agency Ranking