-
公开(公告)号：US20160248407A1
公开(公告)日：2016-08-25
申请号：US15144929
申请日：2016-05-03
Applicant: QUALCOMM Incorporated
Inventor： Jeremy GOLDBLATT
CPC classification number: H03K3/35613 , H03K3/012 , H03K3/356139 , H03K5/00 , H03K5/2481 , H03K5/249 , H03K19/0016
Abstract: A circuit to a extend signal comparison voltage range includes a latching circuit and a comparator responsive to common-mode input signals. The comparator is coupled to the latching circuit and to a dynamic node. The circuit also includes a clocked boost circuit coupled to the dynamic node. The clocked boost circuit is configured to extend a supply voltage range of the comparator via biasing the dynamic node. A method to extend a signal comparison voltage range includes selectively shifting a voltage level of one of a ground reference of a dynamic circuit or a supply reference of the dynamic circuit in response to a clock signal.
Abstract translation: 扩展信号比较电压范围的电路包括响应于共模输入信号的锁存电路和比较器。 比较器耦合到锁存电路和动态节点。 电路还包括耦合到动态节点的时钟升压电路。 时钟升压电路被配置为通过偏置动态节点来扩展比较器的电源电压范围。 扩展信号比较电压范围的方法包括响应于时钟信号选择性地移动动态电路的接地参考电压或动态电路的电源基准之一的电压电平。
-
公开(公告)号：US20220158343A1
公开(公告)日：2022-05-19
申请号：US17098319
申请日：2020-11-13
Applicant: QUALCOMM Incorporated
Inventor： Muhammad HASSAN , Jeremy GOLDBLATT , Bhushan Shanti ASURI , Jeremy Darren DUNWORTH , Abdellatif BELLAOUAR , Ravi SRIDHARA , Jorge GARCIA
Abstract: In some aspects, an apparatus includes a transformer including a first inductor, a second inductor, and a third inductor. The apparatus also includes a power amplifier coupled to the first inductor, a first antenna coupled to a first terminal of the second inductor, a second antenna coupled to a second terminal of the second inductor, a first switch coupled between the first terminal of the second inductor and a ground, a second switch coupled between the second terminal of the second inductor and the ground, and a low-noise amplifier coupled to the third inductor.
-
Patent Agency Ranking
公开(公告)号：US20180123532A1
公开(公告)日：2018-05-03
申请号：US15421282
申请日：2017-01-31
Applicant: QUALCOMM Incorporated
Inventor： Jeremy GOLDBLATT , Darryl JESSIE
CPC classification number: H03F1/56 , H03F1/223 , H03F3/193 , H03F3/245 , H03F3/505 , H03F2200/222 , H03F2200/318 , H03F2200/387 , H03F2200/451 , H03F2200/534 , H03F2200/69
Abstract: A power amplification device includes a power amplifier core stage and a power amplifier driver stage. The power amplifier driver stage receives a radio frequency signal to be amplified by the power amplification device. The power amplifier driver stage includes a first source follower input transistor and a first current source transistor. A source of the first source follower input transistor is coupled to a drain of the first current source transistor. The source of the first source follower input transistor is directly coupled to the power amplifier core stage to drive the power amplifier core stage. An input match and passive voltage gain device is coupled to the power amplifier driver stage to generate a voltage gain at an input of the power amplifier driver stage. A first bias source is configured to generate a first bias signal to bias the power amplifier driver stage.
-
公开(公告)号：US20180048273A1
公开(公告)日：2018-02-15
申请号：US15235521
申请日：2016-08-12
Applicant: QUALCOMM Incorporated
Inventor： Jeremy GOLDBLATT
CPC classification number: H03F3/211 , H03F1/0277 , H03F3/195 , H03F3/213 , H03F3/602 , H03F3/72 , H03F2200/396 , H03F2200/414 , H03F2200/417 , H03F2200/421 , H03F2200/426 , H03F2200/432 , H03F2200/451 , H03F2200/513 , H03F2203/21175 , H03F2203/7221 , H03F2203/7224 , H03F2203/7236 , H03F2203/7239 , H03K17/693 , H04B1/04 , H04B1/16
Abstract: Certain aspects of the present disclosure provide a switch architecture for switching between a low power amplifier and a high power amplifier. One example amplification system includes a high power amplifier and a low power amplifier. The amplification system further includes a first switch coupled between the high power amplifier and an output. The amplification system further includes a second switch coupled between the output and a reference potential. The second switch is further coupled between the low power amplifier and the output and configured to selectively couple the low power amplifier to the output. The amplification system further includes a third switch coupled between the low power amplifier and the second switch.
-
公开(公告)号：US20220416737A1
公开(公告)日：2022-12-29
申请号：US17356424
申请日：2021-06-23
Applicant: QUALCOMM Incorporated
Inventor： Jeremy GOLDBLATT , Arul BALASUBRAMANIYAN , Chinmaya MISHRA , Damin CAO , Bhushan Shanti ASURI
Abstract: A peak detector for a power amplifier is provided that includes a threshold voltage detector configured to pulse a detection current in response to an amplified output signal from the amplifier exceeding a peak threshold. A plurality of such peak detectors may be integrated with a corresponding plurality of power amplifiers in a transmitter. Should any peak detector assert an alarm signal or more than a threshold number of alarm signals during a given period, a controller reduces a gain for the plurality of power amplifiers.
-
公开(公告)号：US20180226924A1
公开(公告)日：2018-08-09
申请号：US15424603
申请日：2017-02-03
Applicant: QUALCOMM Incorporated
Inventor： Wai Lim NGAI , Jeremy GOLDBLATT
CPC classification number: H03F3/21 , H03F1/0205 , H03F1/0277 , H03F3/19 , H03F3/211 , H03F3/72 , H03F2200/294 , H03F2200/451
Abstract: An amplification circuit includes: an input stage including a driver; a transformer that includes a primary winding and a secondary winding, the primary winding being coupled to an output of the driver; and an output stage including: an output configured to be coupled to a load; and a plurality of paths coupled to the output and coupled to respective taps of the secondary winding; where at least one of the plurality of paths comprises a power amplifier.
-
公开(公告)号：US20180123538A1
公开(公告)日：2018-05-03
申请号：US15583890
申请日：2017-05-01
Applicant: QUALCOMM Incorporated
Inventor： Jiang CHEN , Jeremy GOLDBLATT , Jose CABANILLAS
CPC classification number: H03G3/3042 , H03F1/0266 , H03F1/223 , H03F1/32 , H03F1/56 , H03F3/189 , H03F3/193 , H03F3/21 , H03F3/245 , H03F3/45179 , H03F3/505 , H03F2200/102 , H03F2200/211 , H03F2200/222 , H03F2200/318 , H03F2200/387 , H03F2200/411 , H03F2200/537 , H03F2200/69 , H03F2203/45394 , H03G2201/106
Abstract: A power amplifier bias circuit with embedded envelope detection includes a bias circuit stage coupled to an envelope detector circuit to increases a bias provided to a power amplifier as a function of an incoming envelope signal. The envelope detector circuit includes a first source/emitter follower transistor, a current source, and a filter to generate a baseband envelope signal. The current source is coupled to an output node of the first source/emitter follower transistor and the filter is also coupled to the output node of the first source/emitter follower transistor. The bias circuit stage includes one or more replica transistors that replicate transistors of the power amplifier or power amplifier core stage, an envelope detector replica transistor and a replica of the current source of the envelope detector circuit.
-
-
-
-
-
-
Search Results
7
records
(took 0.009 seconds)
