知搜-全球专利检索

  1. Login
  2. Sign Up

Search Results

6 records (took 0.014 seconds)

    On-chip clock generator calibration
    1.
    发明授权
    On-chip clock generator calibration 有权

    公开(公告)号：US10705557B2

    公开(公告)日：2020-07-07

    申请号：US15942191

    申请日：2018-03-30

    Applicant: QUALCOMM Incorporated

    Inventor： ZhenQi Chen ,  Jianguo Yao ,  Scott Davenport ,  Helena Deirdre O'Shea ,  Reza Mohammadpourrad

    IPC: G06F1/00 ,  G06F1/04

    Abstract: Systems, methods, and apparatus for internal on-chip clock calibration for devices coupled to a serial bus are described. A data line of the bus is monitored at a device in order to detect select command signals on the data line, where the select command signals have an accompanying clock signal, such as a burst clock, on a clock line of the serial bus sent concurrently with the command signal. The internal on-chip clock generator in the receiving device utilizes the clock signal occurring with the command signal for calibration, where the select signals are those signals sufficiently long enough for a receiving device to effectively utilize the concurrent clock signal for calibration purposes. In this manner, clock calibration for an internal clock is maintained accurately without the need for an extra clock calibration input.

    Controlling the application time of radio frequency front end triggers based on execution of sequences
    4.
    发明授权
    Controlling the application time of radio frequency front end triggers based on execution of sequences 有权

    公开(公告)号：US11327912B2

    公开(公告)日：2022-05-10

    申请号：US17003697

    申请日：2020-08-26

    Applicant: QUALCOMM Incorporated

    Inventor： Reza Rodd ,  Scott Davenport ,  Umesh Srikantiah ,  ZhenQi Chen

    IPC: G06F3/00 ,  G06F13/20 ,  G06F13/42 ,  H04L69/323 ,  H04B1/40

    Abstract: Systems, methods, and apparatus for improving bus latency are described. A data communication method includes receiving a trigger actuation command from a bus master coupled to the serial bus, determining that a sequence is being executed in the slave device, and providing a trigger actuation signal corresponding to the trigger actuation command when execution of the sequence has been completed. A sequence initiation command may be received before the trigger actuation command, and the sequence may be initiated in response to the sequence initiation command. The trigger actuation command may be queued in a first queue, the sequence initiation command in may be queued in a second queue. Trigger actuation commands in the first queue may be associated with sequence initiation commands in the second queue. The sequence may be initiated in response to a sequence initiation command associated with the trigger actuation command corresponding to the trigger actuation signal.

    Intra-module serial communication interface for radio frequency devices
    5.
    发明授权
    Intra-module serial communication interface for radio frequency devices 有权

    公开(公告)号：US11243902B2

    公开(公告)日：2022-02-08

    申请号：US17003724

    申请日：2020-08-26

    Applicant: QUALCOMM Incorporated

    Inventor： Reza Rodd ,  Scott Davenport ,  Umesh Srikantiah ,  ZhenQi Chen

    IPC: G06F13/40 ,  G06F13/42 ,  H04B1/40

    Abstract: Systems, methods, and apparatus for improving bus latency and reducing bus congestion are described. A data communication apparatus has a first interface circuit configured to couple the data communication apparatus to a primary serial bus, a second interface circuit configured to couple the data communication apparatus to a plurality of secondary serial buses, and a sequencer configured to respond to a first command received from the primary serial bus by initiating execution of a preconfigured sequence that causes a sequence of commands to be transmitted through the second interface circuit. The sequence of commands may be configured or selected to access registers in at least one device that is coupled to one of the secondary serial buses.

Patent Agency Ranking