InGaN-based resonant cavity enhanced detector chip based on porous DBR

    公开(公告)号:US10964829B2

    公开(公告)日:2021-03-30

    申请号:US16500025

    申请日:2017-06-01

    摘要: An InGaN-based resonant cavity enhanced detector chip based on porous DBR, including: a substrate (10); a buffer layer (11) formed on the substrate (10); a bottom porous DBR layer (12) formed on the buffer layer (11); an n-type GaN layer (13) formed on the bottom porous DBR layer (12), wherein one side of the n-type GaN layer (13) is recessed downward to form a mesa (13′), and the other side of the n-type GaN layer (13) is protruded; an active region (14) formed on the n-type GaN layer (13); a p-type GaN layer (15) formed on the active region (14); a sidewall passivation layer (20) formed on an upper surface of the p-type GaN layer (15) and sidewalls of the protruded n-type GaN layer (13), the active region (14), and the p-type GaN layer (15), wherein the sidewall passivation layer (20) on the upper surface of the p-type GaN layer (15) has a window in a middle; a transparent conductive layer (16) formed on the sidewall passivation layer (20) and the p-type GaN layer (15) at the window; an n-type electrode (18) formed on the mesa of the n-type GaN layer (13); a p-type electrode (19) formed on a periphery of an upper surface of the sidewall passivation layer (20); a top dielectric DBR layer (17) formed on the transparent conductive layer (16) and the p-type electrode (19).

    InGaN-based Resonant Cavity Enhanced Detector Chip Based on Porous DBR

    公开(公告)号:US20200035843A1

    公开(公告)日:2020-01-30

    申请号:US16500025

    申请日:2017-06-01

    摘要: An InGaN-based resonant cavity enhanced detector chip based on porous DBR, including: a substrate (10); a buffer layer (11) formed on the substrate (10); a bottom porous DBR layer (12) formed on the buffer layer (11); an n-type GaN layer (13) formed on the bottom porous DBR layer (12), wherein one side of the n-type GaN layer (13) is recessed downward to form a mesa (13′), and the other side of the n-type GaN layer (13) is protruded; an active region (14) formed on the n-type GaN layer (13); a p-type GaN layer (15) formed on the active region (14); a sidewall passivation layer (20) formed on an upper surface of the p-type GaN layer (15) and sidewalls of the protruded n-type GaN layer (13), the active region (14), and the p-type GaN layer (15), wherein the sidewall passivation layer (20) on the upper surface of the p-type GaN layer (15) has a window in a middle; a transparent conductive layer (16) formed on the sidewall passivation layer (20) and the p-type GaN layer (15) at the window; an n-type electrode (18) formed on the mesa of the n-type GaN layer (13); a p-type electrode (19) formed on a periphery of an upper surface of the sidewall passivation layer (20); a top dielectric DBR layer (17) formed on the transparent conductive layer (16) and the p-type electrode (19).

    GaN-based VCSEL Chip Based on Porous DBR and Manufacturing Method of the Same

    公开(公告)号:US20200185882A1

    公开(公告)日:2020-06-11

    申请号:US16500035

    申请日:2017-06-01

    摘要: A GaN-based VCSEL chip based on porous DBR and a manufacturing method of the same, wherein the chip includes: a substrate; a buffer layer formed on the substrate; a bottom porous DBR layer formed on the buffer layer; an n-type doped GaN layer formed on the bottom porous DBR layer, which is etched downward on its periphery to form a mesa; an active layer formed on the n-type doped GaN layer; an electron blocking layer formed on the active layer; a p-type doped GaN layer formed on the electron blocking layer; a current limiting layer formed on the p-type doped GaN layer with a current window formed at a center thereof, wherein the current limiting layer covers sidewalls of the active layer, the electron blocking layer and the convex portion of the n-type doped GaN layer; a transparent electrode formed on the p-type doped GaN layer; an n-electrode formed on the mesa of the n-type doped GaN layer; a p-electrode formed on the transparent electrode with a recess formed therein; and a dielectric DBR layer formed on the transparent electrode in the recess of the p-electrode.

    SPIN-ORBIT TORQUE MAGNETORESISTIVE RANDOM ACCESS MEMORY AND METHOD OF OPERATING THE SAME

    公开(公告)号:US20240290367A1

    公开(公告)日:2024-08-29

    申请号:US18431533

    申请日:2024-02-02

    IPC分类号: G11C11/16

    CPC分类号: G11C11/161

    摘要: A spin-orbit torque magnetoresistive random access memory and a method of operating the same. The memory includes memory cells. Each memory cell includes: an orbital Hall layer for generating an orbital polarized current under an action of an in-plane current; an alloy material layer including an alloy material having spin Hall angles with opposite polarities and for generating spin polarized currents in opposite spin directions under an action of the in-plane current flowing through the alloy material layer and the orbital polarized current; a magnetic tunnel junction, including a magnetic free layer, a tunneling insulation layer, a magnetic pinned layer, and an antiferromagnetic layer or artificial antiferromagnetic layer. A competing spin current effect is generated by the spin polarized currents in the opposite spin directions to induce a deterministic magnetization switching of a magnetic moment of the magnetic free layer, so as to store an information in the memory cell.

    Function switchable magnetic random access memory and method for manufacturing the same

    公开(公告)号:US11972786B2

    公开(公告)日:2024-04-30

    申请号:US17858596

    申请日:2022-07-06

    发明人: Kaiyou Wang Yu Sheng

    摘要: Provided are a function switchable random access memory, including: two electromagnetic portions configured to connect a current; a magnetic recording portion between the two electromagnetic portions and including a spin-orbit coupling layer and a magnetic tunnel junction; a pinning region between each of the electromagnetic portions and the magnetic recording portion; a cut-off region on a side of each of the electromagnetic portions opposite to the pinning region, the spin-orbit coupling layer is configured to generate a spin current under an action of the current; the two electromagnetic portions is configured to generate two magnetic domains with magnetization pointing in opposite directions under an action of the spin current; the magnetic tunnel junction is configured to generate a magnetic domain wall based on the two opposite magnetic domains and is configured to drive the magnetic domain wall to reciprocate under the action of the spin current.

    Spin Valve and Spintronic Device Comprising the Same

    公开(公告)号:US20210148998A1

    公开(公告)日:2021-05-20

    申请号:US16783041

    申请日:2020-02-05

    发明人: Kaiyou Wang Ce Hu

    IPC分类号: G01R33/09 B82Y25/00 H01L43/10

    摘要: Exemplary embodiments of the present disclosure provide a spin valve and a spintronic device comprising the same. The spin valves may comprise two or more magnetic layers stacked in sequence, wherein any two adjacent magnetic layers among the two or more magnetic layers have different coercive forces, and at least one of the any two adjacent magnetic layers is a van der Waals magnetic layer, wherein the van der Waals magnetic layer refers to a magnetic layer made of a van der Waals magnetic material.

    GaN-based VCSEL chip based on porous DBR and manufacturing method of the same

    公开(公告)号:US11258231B2

    公开(公告)日:2022-02-22

    申请号:US16500035

    申请日:2017-06-01

    摘要: A GaN-based VCSEL chip based on porous DBR and a manufacturing method of the same, wherein the chip includes: a substrate; a buffer layer formed on the substrate; a bottom porous DBR layer formed on the buffer layer; an n-type doped GaN layer formed on the bottom porous DBR layer, which is etched downward on its periphery to form a mesa; an active layer formed on the n-type doped GaN layer; an electron blocking layer formed on the active layer; a p-type doped GaN layer formed on the electron blocking layer; a current limiting layer formed on the p-type doped GaN layer with a current window formed at a center thereof, wherein the current limiting layer covers sidewalls of the active layer, the electron blocking layer and the convex portion of the n-type doped GaN layer; a transparent electrode formed on the p-type doped GaN layer; an n-electrode formed on the mesa of the n-type doped GaN layer; a p-electrode formed on the transparent electrode with a recess formed therein; and a dielectric DBR layer formed on the transparent electrode in the recess of the p-electrode.