Simultaneous data transfer and error control to reduce latency and improve throughput to a host
    2.
    发明授权
    Simultaneous data transfer and error control to reduce latency and improve throughput to a host 有权
    同时进行数据传输和错误控制,以减少主机的延迟并提高吞吐量

    公开(公告)号:US09015557B2

    公开(公告)日:2015-04-21

    申请号:US14150667

    申请日:2014-01-08

    Applicant: Apple Inc.

    CPC classification number: H04L1/08 G06F11/10 H04L1/004

    Abstract: The disclosed embodiments provide a system that transfers data from a storage device to a host. The system includes a communication mechanism that receives a request to read a set of blocks from the host. Next, upon reading each block from the set of blocks from the storage device, the communication mechanism transfers the block over an interface with the host. The system also includes an error-detection apparatus that performs error detection on the block upon reading the block, and an error-correction apparatus that performs error correction on the block if an error is detected in the block. The communication mechanism may then retransfer the block to the host after the error is removed from the block.

    Abstract translation: 所公开的实施例提供了将数据从存储设备传送到主机的系统。 该系统包括一个通信机制,其接收从主机读取一组块的请求。 接下来,在从存储装置读取块集合中的每个块时,通信机制通过与主机的接口传送块。 该系统还包括在读取该块时对块执行错误检测的错误检测装置,以及如果在该块中检测到错误则对该块执行错误校正的纠错装置。 然后,在从块中移除错误之后,通信机制可以将块重新传送到主机。

    OVERRIDING LATENCY TOLERANCE REPORTING VALUES IN COMPONENTS OF COMPUTER SYSTEMS
    3.
    发明申请
    OVERRIDING LATENCY TOLERANCE REPORTING VALUES IN COMPONENTS OF COMPUTER SYSTEMS 有权
    计算机系统组件中的覆盖容忍度报告值

    公开(公告)号:US20150052404A1

    公开(公告)日:2015-02-19

    申请号:US13965858

    申请日:2013-08-13

    Applicant: APPLE INC.

    CPC classification number: G06F1/3253 G06F1/3215 G06F1/325 Y02D10/151

    Abstract: The disclosed embodiments provide a system that operates a processor in a computer system. During operation, the system uses the processor to maintain a count of outstanding input/output (I/O) requests for a component in the computer system. Next, the system facilitates efficient execution of the processor by overriding a latency tolerance reporting (LTR) value for the component based on the count.

    Abstract translation: 所公开的实施例提供了一种在计算机系统中操作处理器的系统。 在运行期间,系统使用处理器来维护对计算机系统中组件的未完成输入/输出(I / O)请求的计数。 接下来,该系统通过基于计数覆盖该组件的延迟容差报告(LTR)值来促进处理器的有效执行。

    Dynamic IO operation timeout assignment for a solid state drive

    公开(公告)号:US09727248B2

    公开(公告)日:2017-08-08

    申请号:US14173709

    申请日:2014-02-05

    Applicant: Apple Inc.

    Abstract: A storage system having an input-output (IO) component, a solid state drive (SSD) with multiple logical units (LUNs), e.g., flash storage units, and a controller coupled to the IO component and the SSD. The controller can cause the storage system to receive an operation request, determine various operational throughputs associated with outstanding commands of the SSD (e.g., read or write commands to be performed by the SSD), determine a time required for the SSD to process the outstanding commands based in part on the operational throughputs, and assign a timeout value to the received operation request. The timeout value may correspond to the time required for the SSD to process the outstanding commands. Any of the operational throughputs may be throttled when a die temperature of any of the SSD's LUNs exceeds an operating temperature threshold, or when an ambient temperature affecting SSD exceeds an ambient temperature threshold.

    DYNAMIC IO OPERATION TIMEOUT ASSIGNMENT FOR A SOLID STATE DRIVE
    6.
    发明申请
    DYNAMIC IO OPERATION TIMEOUT ASSIGNMENT FOR A SOLID STATE DRIVE 有权
    用于固态驱动的动态IO操作超时分配

    公开(公告)号:US20150220278A1

    公开(公告)日:2015-08-06

    申请号:US14173709

    申请日:2014-02-05

    Applicant: Apple Inc.

    Abstract: A storage system having an input-output (IO) component, a solid state drive (SSD) with multiple logical units (LUNs), e.g., flash storage units, and a controller coupled to the IO component and the SSD. The controller can cause the storage system to receive an operation request, determine various operational throughputs associated with outstanding commands of the SSD (e.g., read or write commands to be performed by the SSD), determine a time required for the SSD to process the outstanding commands based in part on the operational throughputs, and assign a timeout value to the received operation request. The timeout value may correspond to the time required for the SSD to process the outstanding commands. Any of the operational throughputs may be throttled when a die temperature of any of the SSD's LUNs exceeds an operating temperature threshold, or when an ambient temperature affecting SSD exceeds an ambient temperature threshold.

    Abstract translation: 具有输入输出(IO)组件的存储系统,具有多个逻辑单元(LUN)的固态驱动器(SSD),例如闪存存储单元,以及耦合到IO组件和SSD的控制器。 控制器可以使存储系统接收操作请求,确定与SSD的未完成命令相关联的各种操作吞吐量(例如,由SSD执行的读取或写入命令),确定SSD处理未完成的时间所需的时间 部分基于操作吞吐量的命令,并为接收的操作请求分配超时值。 超时值可以对应于SSD处理未完成命令所需的时间。 当任何SSD的LUN的管芯温度超过工作温度阈值时,或当影响SSD的环境温度超过环境温度阈值时,任何运行吞吐量可能会被限制。

    Power saving feature for storage subsystems

    公开(公告)号:US10089266B2

    公开(公告)日:2018-10-02

    申请号:US14797041

    申请日:2015-07-10

    Applicant: Apple Inc.

    Abstract: Disclosed herein is a technique for maintaining a responsive user interface for a user while preserving battery life of a user device by dynamically determining the interrupt rate/interrupt time at the user device. Based on priority tier information associated with the I/O requests along with the directionality and size of the I/O requests, a determination can be made regarding how the interrupt rate/interrupt time can be adjusted to achieve acceptable user interface (UI) responsiveness and maximum power savings.

    Robust mechanism for adaptive power conservation in solid-state devices

    公开(公告)号:US09959042B2

    公开(公告)日:2018-05-01

    申请号:US14831788

    申请日:2015-08-20

    Applicant: Apple Inc.

    Abstract: Disclosed herein is a technique for dynamically scaling a low-power self-refresh (LPSR) idle interval associated with a solid state drive (SSD) of a user device in order to promote enhanced battery life efficiency within the user device. A determination can be made regarding whether the LPSR idle interval is to be scaled up or scaled down. Specifically, the determination is based on a total elapsed since the user device was first powered on and a total number of LPSR transitions or cycles that have been performed in association with the SSD. In turn, the dynamic scaling of the LPSR idle intervals causes NAND power-cycles to be consumed responsibly over an average system lifetime of the user device, which can result in better power management at the user device.

    SPECULATIVE PREFETCHING OF DATA STORED IN FLASH MEMORY
    9.
    发明申请
    SPECULATIVE PREFETCHING OF DATA STORED IN FLASH MEMORY 有权
    存储在闪存中的数据的频谱推导

    公开(公告)号:US20150193155A1

    公开(公告)日:2015-07-09

    申请号:US14148910

    申请日:2014-01-07

    Applicant: Apple Inc.

    Abstract: A method for data storage, includes holding a definition of a speculative readout mode for readout in a storage device, in which the storage device is requested to read a data unit having a data unit size, and in response the storage device retrieves a storage page that contains the data unit and has a storage page size larger than the data unit size, and retains the storage page in preparation for subsequent requests. Activation of the speculative readout mode is coordinated. A readout command using the speculative readout mode is performed.

    Abstract translation: 一种用于数据存储的方法,包括在存储设备中保存用于读出的推测读出模式的定义,其中存储设备被请求读取具有数据单元大小的数据单元,并且响应于存储设备检索存储页面 其包含数据单元并且具有大于数据单元大小的存储页面大小,并且保留存储页面以备以后的请求。 推测读出模式的激活是协调的。 执行使用推测读出模式的读出命令。

Patent Agency Ranking