Invention Grant
US09015557B2 Simultaneous data transfer and error control to reduce latency and improve throughput to a host 有权
同时进行数据传输和错误控制,以减少主机的延迟并提高吞吐量

Simultaneous data transfer and error control to reduce latency and improve throughput to a host
Abstract:
The disclosed embodiments provide a system that transfers data from a storage device to a host. The system includes a communication mechanism that receives a request to read a set of blocks from the host. Next, upon reading each block from the set of blocks from the storage device, the communication mechanism transfers the block over an interface with the host. The system also includes an error-detection apparatus that performs error detection on the block upon reading the block, and an error-correction apparatus that performs error correction on the block if an error is detected in the block. The communication mechanism may then retransfer the block to the host after the error is removed from the block.
Information query
Patent Agency Ranking
0/0