-
公开(公告)号:US20240030127A1
公开(公告)日:2024-01-25
申请号:US18446524
申请日:2023-08-09
Applicant: Samsung Electronics Co., Ltd.
Inventor: Suhyun Bark , Kyeongbeom Park , Jongmin Baek , Jangho Lee , Wookyung You , Deokyoung Jung
IPC: H01L23/522 , H01L23/528 , H01L27/088
CPC classification number: H01L23/5226 , H01L23/528 , H01L27/088
Abstract: A semiconductor device includes transistors on a substrate, a first interlayer insulating layer on the transistors, a lower interconnection line in an upper portion of the first interlayer insulating layer, an etch stop layer on the first interlayer insulating layer and the lower interconnection line, a second interlayer insulating layer on the etch stop layer, an upper interconnection line in the second interlayer insulating layer, the upper interconnection line including a via portion penetrating the etch stop layer to contact the lower interconnection line, and an etch stop pattern on the etch stop layer and in contact with a first sidewall of the via portion. The second interlayer insulating layer extends on the etch stop pattern and a top surface of the etch stop layer free of the etch stop pattern. A dielectric constant of the etch stop pattern is higher than a dielectric constant of the etch stop layer.
-
公开(公告)号:US11776906B2
公开(公告)日:2023-10-03
申请号:US17480615
申请日:2021-09-21
Applicant: Samsung Electronics Co., Ltd.
Inventor: Jangho Lee , Jongmin Baek , Wookyung You , Kyu-Hee Han , Suhyun Bark
IPC: H01L23/528 , H01L21/768 , H01L23/522
CPC classification number: H01L23/5283 , H01L21/76832 , H01L21/76843 , H01L23/5226
Abstract: Disclosed is a semiconductor device comprising a substrate, a first dielectric layer on the substrate, a first lower conductive line in the first dielectric layer, an etch stop layer on the first dielectric layer, a via-structure that penetrates the etch stop layer and connects to the first lower conductive line, a second dielectric layer on the etch stop layer, and an upper conductive line that penetrates the second dielectric layer and connects to the via-structure. The first dielectric layer includes a dielectric pattern at a level higher than a top surface of the first lower conductive line. The upper conductive line is in contact with a top surface of the etch stop layer. The etch stop layer has at an upper portion a rounded surface in contact with the via-structure.
-
公开(公告)号:US11646263B2
公开(公告)日:2023-05-09
申请号:US17155126
申请日:2021-01-22
Applicant: Samsung Electronics Co., Ltd.
Inventor: Wookyung You , Kyeongbeom Park , Sungbin Park , Suhyun Park , Jongmin Baek , Jangho Lee , Seonghun Lim , Deokyoung Jung , Kyuhee Han
IPC: H01L21/00 , H01L23/522 , H01L23/528
CPC classification number: H01L23/5226 , H01L23/528 , H01L23/5228
Abstract: A semiconductor device includes a first insulating layer disposed on a substrate, a first wiring disposed in the first insulating layer, a first insulating barrier layer disposed on the first insulating layer, an etch-stop layer disposed on the first insulating barrier layer and having an area smaller than an area of the first insulating barrier layer in a plan view, a resistive metal pattern disposed on the etch-stop layer, a second insulating barrier layer disposed on the resistive metal pattern, a second insulating layer covering the first and second insulating barrier layers, a second wiring disposed in the second insulating layer, and a first conductive via disposed between the resistive metal pattern and the second wiring to penetrate through the second insulating barrier layer and the second insulating layer and electrically connect the resistive metal pattern and the second wiring.
-
公开(公告)号:US20210351123A1
公开(公告)日:2021-11-11
申请号:US17130293
申请日:2020-12-22
Applicant: Samsung Electronics Co., Ltd.
Inventor: Suhyun Bark , Kyeongbeom Park , Jongmin Baek , Jangho Lee , Wookyung You , Deokyoung Jung
IPC: H01L23/522 , H01L27/088 , H01L23/528
Abstract: A semiconductor device includes transistors on a substrate, a first interlayer insulating layer on the transistors, a lower interconnection line in an upper portion of the first interlayer insulating layer, an etch stop layer on the first interlayer insulating layer and the lower interconnection line, a second interlayer insulating layer on the etch stop layer, an upper interconnection line in the second interlayer insulating layer, the upper interconnection line including a via portion penetrating the etch stop layer to contact the lower interconnection line, and an etch stop pattern on the etch stop layer and in contact with a first sidewall of the via portion. The second interlayer insulating layer extends on the etch stop pattern and a top surface of the etch stop layer free of the etch stop pattern. A dielectric constant of the etch stop pattern is higher than a dielectric constant of the etch stop layer.
-
公开(公告)号:US10707164B2
公开(公告)日:2020-07-07
申请号:US16296388
申请日:2019-03-08
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Sangho Rha , Jongmin Baek , Wookyung You , Sanghoon Ahn , Nae-In Lee
IPC: H01L23/528 , H01L21/306 , H01L21/768 , H01L23/522 , H01L23/532 , H01L21/02 , H01L21/288 , H01L21/321
Abstract: Methods of forming a semiconductor device are provided. A method of forming a semiconductor device may include forming a capping layer on a metal pattern and on an adjacent portion of an insulating layer, the capping layer comprising a first etch selectivity, with respect to the insulating layer, on the metal pattern and a second etch selectivity, with respect to the insulating layer, on the portion of the insulating layer. Moreover, the method may include forming a recess region adjacent the metal pattern by removing the capping layer from the portion of the insulating layer. At least a portion of the capping layer may remain on an uppermost surface of the metal pattern after removing the capping layer from the portion of the insulating layer. Related semiconductor devices are also provided.
-
公开(公告)号:US10141258B2
公开(公告)日:2018-11-27
申请号:US15659125
申请日:2017-07-25
Applicant: Samsung Electronics Co., Ltd.
Inventor: Sangho Rha , Jongmin Baek , Wookyung You , Sanghoon Ahn , Naein Lee
IPC: H01L23/00 , H01L23/522 , H01L23/532 , H01L23/528 , H01L21/768 , H01L21/764
Abstract: A semiconductor device includes a substrate, a plurality of first conductive patterns disposed on the substrate and a plurality of second conductive patterns disposed on the first conductive patterns. Respective air gaps are disposed between adjacent ones of the first conductive patterns overlying a first region of the substrate, while adjacent ones of the first conductive patterns overlying a second region of the substrate do not have air gaps disposed therebetween. The air gaps may include first air gaps, and the device may further include second air gaps disposed between adjacent ones of the second conductive patterns in the second region. Adjacent ones of the second conductive patterns overlying a second region of the substrate may not have air gaps disposed therebetween.
-
公开(公告)号:US10090381B2
公开(公告)日:2018-10-02
申请号:US15628675
申请日:2017-06-21
Applicant: Samsung Electronics Co., Ltd.
Inventor: Jongmin Baek , Vietha Nguyen , Wookyung You , Sangshin Jang , Byunghee Kim , Kyu-Hee Han
Abstract: A semiconductor device comprises a lower structure on a substrate and including a recess region, first and second barrier layers covering an inner surface of the recess region and a top surface of the lower structure, the inner surface of the recess region including a bottom surface and an inner sidewall connecting the bottom surface to the top surface of the lower structure, and an interlayer dielectric layer provided on the second barrier layer and defining an air gap in the recess region. A first step coverage is obtained by dividing a thickness of the first barrier layer on an inner sidewall of the recess region by a thickness of the first barrier layer on the top surface of the lower structure. A second step coverage is obtained by dividing a thickness of the second barrier layer on the inner sidewall of the recess region by a thickness of the second barrier layer on the top surface of the lower structure. The first step coverage is different from the second step coverage.
-
公开(公告)号:US09929099B2
公开(公告)日:2018-03-27
申请号:US15357299
申请日:2016-11-21
Applicant: Samsung Electronics Co., Ltd.
Inventor: VietHa Nguyen , Wookyung You , Inoue Naoya , Hak-Sun Lee , Byung-Kwon Cho , Songyi Han , Jongmin Baek , Jiwon Kang , Byunghee Kim , Young-Ju Park , Sanghoon Ahn , Jiwon Yun , Naein Lee , YoungWoo Cho
IPC: H01L23/48 , H01L23/532 , H01L23/522
CPC classification number: H01L23/53295 , H01L23/5222 , H01L23/53238 , H01L23/53266
Abstract: A semiconductor device includes an interlayer insulating layer including a first insulating layer on a substrate, and a plurality of interconnections in the first insulating layer. The interlayer insulating layer includes a first region, and a second region including an air gap. The air gap is defined between a pair of the interconnections in the second region. A top surface of the first insulating layer of the first region is lower than a top surface of at least one of the interconnections in the first region.
-
公开(公告)号:US20180076127A1
公开(公告)日:2018-03-15
申请号:US15816243
申请日:2017-11-17
Applicant: Samsung Electronics Co., Ltd.
Inventor: Jongmin Baek , Sangho Rha , Sanghoon Ahn , Wookyung You , Naein Lee
IPC: H01L23/528 , H01L21/768 , H01L23/532 , H01L23/522
CPC classification number: H01L23/528 , H01L21/7682 , H01L21/76834 , H01L23/5222 , H01L23/53223 , H01L23/53238 , H01L23/53266 , H01L23/53295 , H01L2924/0002 , H01L2924/00
Abstract: Semiconductor devices are provided. A semiconductor device includes gaps between conductive patterns. Moreover, the semiconductor device includes a permeable layer on the conductive patterns. Methods of fabricating semiconductor devices are also provided.
-
40.
公开(公告)号:US09524937B2
公开(公告)日:2016-12-20
申请号:US14503877
申请日:2014-10-01
Applicant: Samsung Electronics Co., Ltd.
Inventor: Jongmin Baek , Sangho Rha , Sanghoon Ahn , Wookyung You , Naein Lee
IPC: H01L21/768 , H01L23/532 , H01L23/522
CPC classification number: H01L23/528 , H01L21/7682 , H01L21/76834 , H01L23/5222 , H01L23/53223 , H01L23/53238 , H01L23/53266 , H01L23/53295 , H01L2924/0002 , H01L2924/00
Abstract: Semiconductor devices are provided. A semiconductor device includes gaps between conductive patterns. Moreover, the semiconductor device includes a permeable layer on the conductive patterns. Methods of fabricating semiconductor devices are also provided.
Abstract translation: 提供半导体器件。 半导体器件包括导电图案之间的间隙。 此外,半导体器件在导电图案上包括可渗透层。 还提供了制造半导体器件的方法。
-
-
-
-
-
-
-
-
-