-
公开(公告)号:US20240146664A1
公开(公告)日:2024-05-02
申请号:US17979018
申请日:2022-11-02
发明人: Gal Yefet , Daniel Marcovitch , Roee Moyal , Gil Bloch , Ariel Shahar , Yossef Itigin
IPC分类号: H04L47/625 , H04L47/62 , H04L47/6275
CPC分类号: H04L47/6255 , H04L47/6225 , H04L47/6275
摘要: In one embodiment, a system includes a memory to store a work queue including work queue entry slots, a processing device to write work queue entries to the work queue in a consecutive and cyclic manner, and a network device including a network interface to share packet over a network, and packet processing circuitry to read the work queue entries from the work queue in a consecutive and cyclic manner, the work queue entries indicating work to be performed associated with the packets, dequeue respective ones of the work queue entries read from the work queue responsively to reading the respective work queue entries from the work queue, add the work queue entries to an execution database used to track execution of the work queue entries, and execute the work queue entries in the execution database.
-
公开(公告)号:US11934332B2
公开(公告)日:2024-03-19
申请号:US17590339
申请日:2022-02-01
发明人: Daniel Marcovitch , Dotan David Levi , Eyal Srebro , Eliel Peretz , Roee Moyal , Richard Graham , Gil Bloch , Sean Pieper
摘要: Devices, methods, and systems are provided. In one example, a device is described to include a device interface that receives data from at least one data source; a data shuffle unit that collects the data received from the at least one data source, receives a descriptor that describes a data shuffle operation to perform on the data received from the at least one data source, performs the data shuffle operation on the collected data to produce shuffled data, and provides the shuffled data to at least one data target.
-
公开(公告)号:US20240089147A1
公开(公告)日:2024-03-14
申请号:US18513565
申请日:2023-11-19
发明人: Richard Graham , Lion Levi , Gil Bloch , Daniel Marcovitch , Noam Bloch , Yong Qin , Yaniv Blumenfeld , Eitan Zahavi
CPC分类号: H04L12/40182 , G06F12/0246 , H04B7/0456 , H04L12/44 , H04W24/10 , H04W88/06
摘要: A method includes providing a plurality of processes interconnected by a network, each of the plurality of processes being configured to hold a block of data destined for others of the plurality of processes. A set of data for all-to-all data exchange is received from one or more of the processes. The set of data is configured as a plurality of blocks of data in a matrix as matrix data, the matrix being distributed among the plurality of processes. The matrix data is transposed by changing the position of selected blocks of data of the plurality of blocks of data relative to the other blocks of data of the plurality of the blocks of data, without changing the structure of each of the blocks of data. The transposed matrix data is over the network and is then received, repacked, and conveyed to destination processes.
-
公开(公告)号:US11762773B2
公开(公告)日:2023-09-19
申请号:US17863453
申请日:2022-07-13
发明人: Daniel Marcovitch , Gil Bloch , Richard Graham , Ariel Shahar , Roee Moyal , Igor Voks
IPC分类号: G06F12/0813 , G06F12/06 , G06F9/54 , G06F9/50
CPC分类号: G06F12/0813 , G06F9/5011 , G06F9/544 , G06F12/063 , G06F2209/508
摘要: A network device in a communication network includes a controller and processing circuitry. The controller is configured to manage execution of an operation whose execution depends on inputs from a group of one or more work-request initiators. The processing circuitry is configured to read one or more values, which are set by the work-request initiators in one or more memory locations that are accessible to the work-request initiators and to the network device, and to trigger execution of the operation in response to verifying that the one or more values read from the one or more memory locations indicate that the work-request initiators in the group have provided the respective inputs.
-
公开(公告)号:US20230089099A1
公开(公告)日:2023-03-23
申请号:US18071692
申请日:2022-11-30
发明人: Roman Nudelman , Gil Bloch , Daniel Marcovitch
摘要: A processing device includes an interface and one or more processing circuits. The interface is to connect to a host processor. The one or more processing circuits are to receive from the host processor, via the interface, a notification specifying an operation for execution by the processing device, the operation including (i) multiple tasks that are executable by the network device, and (ii) execution dependencies among the tasks, in response to the notification, to determine a schedule for executing the tasks, the schedule complying with the execution dependencies, and to execute the operation by executing the tasks of the operation in accordance with the schedule.
-
公开(公告)号:US10521283B2
公开(公告)日:2019-12-31
申请号:US15446004
申请日:2017-03-01
发明人: Shahaf Shuler , Noam Bloch , Gil Bloch
IPC分类号: G06F9/54
摘要: An MPI collective operation carried out in a fabric of network elements by transmitting MPI messages from all the initiator processes in an initiator node to designated ones of the responder processes in respective responder nodes. Respective payloads of the MPI messages are combined in a network interface device of the initiator node to form an aggregated MPI message. The aggregated MPI message is transmitted through the fabric to network interface devices of responder nodes, disaggregating the aggregated MPI message into individual messages, and distributing the individual messages to the designated responder node processes.
-
公开(公告)号:US10158702B2
公开(公告)日:2018-12-18
申请号:US14937907
申请日:2015-11-11
发明人: Noam Bloch , Gil Bloch , Ariel Shahar , Hillel Chapman , Gilad Shainer , Adi Menachem , Ofer Hayut
摘要: A Network Interface (NI) includes a host interface, which is configured to receive from a host processor of a node one or more work requests that are derived from an operation to be executed by the node. The NI maintains a plurality of work queues for carrying out transport channels to one or more peer nodes over a network. The NI further includes control circuitry, which is configured to accept the work requests via the host interface, and to execute the work requests using the work queues by controlling an advance of at least a given work queue according to an advancing condition, which depends on a completion status of one or more other work queues, so as to carry out the operation.
-
公开(公告)号:US20170255501A1
公开(公告)日:2017-09-07
申请号:US15446004
申请日:2017-03-01
发明人: Shahaf Shuler , Noam Bloch , Gil Bloch
IPC分类号: G06F9/54
摘要: An MPI collective operation carried out in a fabric of network elements by transmitting MPI messages from all the initiator processes in an initiator node to designated ones of the responder processes in respective responder nodes. Respective payloads of the MPI messages are combined in a network interface device of the initiator node to form an aggregated MPI message. The aggregated MPI message is transmitted through the fabric to network interface devices of responder nodes, disaggregating the aggregated MPI message into individual messages, and distributing the individual messages to the designated responder node processes.
-
公开(公告)号:US20140169170A1
公开(公告)日:2014-06-19
申请号:US13754912
申请日:2013-01-31
发明人: Ariel Almog , Gil Bloch
IPC分类号: H04L12/56
CPC分类号: H04L49/604 , H04L45/302 , H04L47/2441 , H04L47/32
摘要: Network apparatus includes a plurality of interfaces, which are coupled to a network so as to receive and transmit data packets having respective link-layer headers and network-layer headers. Each link-layer header includes respective source and destination link-layer addresses and a link-layer priority value. Switching and routing logic is configured, responsively to the network-layer headers, to transfer each data packet from a respective ingress interface to a respective egress interface and to modify the source and destination link-layer addresses of the transferred data packet while copying the link-layer priority value from the ingress interface to the egress interface without modification.
摘要翻译: 网络装置包括多个接口,其耦合到网络,以便接收和发送具有相应链路层报头和网络层报头的数据分组。 每个链路层报头包括相应的源和目的链路层地址和链路层优先级值。 交换和路由逻辑被配置为响应于网络层报头,将每个数据分组从相应的入口接口传送到相应的出口接口,并且在复制链接的同时修改传送的数据分组的源和目的地链路层地址 从入口接口到出口接口的优先级值,无需修改。
-
-
-
-
-
-
-
-