DYNAMIC MEMORY ALLOCATION USING A SHARED FREE LIST

    公开(公告)号:US20240411680A1

    公开(公告)日:2024-12-12

    申请号:US18330007

    申请日:2023-06-06

    Abstract: Apparatuses, systems, and techniques for dynamic memory allocation using a shared free list. A user tag is received, and a hashed user tag is generated. A first reference to an entry in a second data structure is identified in a first data structure using the hashed user tag. The entry includes multiple user tags. Responsive to determining that the multiple user tags do not include the user tag, a memory address is identified in a third data structure. The memory address is removed from the third data structure. Memory is allocated for a user context associated with the user tag at the memory address. The user tag is added to the second data structure.

    Efficient network device work queue
    4.
    发明公开

    公开(公告)号:US20240146664A1

    公开(公告)日:2024-05-02

    申请号:US17979018

    申请日:2022-11-02

    CPC classification number: H04L47/6255 H04L47/6225 H04L47/6275

    Abstract: In one embodiment, a system includes a memory to store a work queue including work queue entry slots, a processing device to write work queue entries to the work queue in a consecutive and cyclic manner, and a network device including a network interface to share packet over a network, and packet processing circuitry to read the work queue entries from the work queue in a consecutive and cyclic manner, the work queue entries indicating work to be performed associated with the packets, dequeue respective ones of the work queue entries read from the work queue responsively to reading the respective work queue entries from the work queue, add the work queue entries to an execution database used to track execution of the work queue entries, and execute the work queue entries in the execution database.

    DYNAMIC RATE CONTROL
    6.
    发明公开

    公开(公告)号:US20230362097A1

    公开(公告)日:2023-11-09

    申请号:US17990552

    申请日:2022-11-18

    CPC classification number: H04L47/25 H04L47/22

    Abstract: Aspects of the present disclosure are directed to systems, methods, and computer readable media for dynamic data transfer rate control. One method includes alternating a network device between a plurality of supported data transfer rates that are supported by the network device to achieve an unsupported data transfer rate that is not supported by the network device. Another method includes adding one or more dummy work descriptors to a data stream, and transmitting the data stream including the one or more dummy work descriptors at a supported data transfer rate that is supported by a network device to achieve an effective unsupported data transfer rate that is not supported by the network device.

    Network adapter with a common queue for both networking and data manipulation work requests

    公开(公告)号:US20190171612A1

    公开(公告)日:2019-06-06

    申请号:US16224834

    申请日:2018-12-19

    Abstract: A network adapter includes a network interface that communicates packets over a network, a host interface connected locally to a host processor and to a host memory, and processing circuitry, coupled between the network interface and the host interface, and is configured to receive in a common queue, via the host interface, (i) a processing work item specifying a source buffer in the host memory, a data processing operation, and a first address in the host memory, and (ii) an RDMA write work item specifying the first address, and a second address in a remote memory. In response to the processing work item, the processing circuitry reads data from the source buffer, applies the data processing operation, and stores the processed data in the first address. In response to the RDMA write work item the processing circuitry transmits the processed data, over the network, for storage in the second address.

Patent Agency Ranking