Array substrate and fabrication method thereof, and display panel

    公开(公告)号:US10032807B2

    公开(公告)日:2018-07-24

    申请号:US15519002

    申请日:2016-09-09

    Abstract: An array substrate and a fabrication method thereof, and a display panel are provided. The array substrate includes: a base substrate; an isolation layer on the base substrate; and a first thin film transistor on the isolation layer and a first gate line extending in a gate line direction, wherein the first thin film transistor includes a first gate electrode and a first active layer, the isolation layer includes a protrusion portion which extends in the gate line direction and protrudes upwards with respect to the base substrate, and each of orthogonal projections of the first active layer and the first gate electrode of the first thin film transistor on the main surface of the base substrate is overlapped with an orthogonal projection of the first lateral surface of the protrusion portion on the main surface of the base substrate.

    Gate drive on array unit and method for driving the same, gate drive on array circuit and display apparatus
    36.
    发明授权
    Gate drive on array unit and method for driving the same, gate drive on array circuit and display apparatus 有权
    阵列单元上的栅极驱动及其驱动方法,阵列电路和显示装置上的栅极驱动

    公开(公告)号:US09530345B2

    公开(公告)日:2016-12-27

    申请号:US14890345

    申请日:2015-04-10

    Inventor: Fuqiang Li Like Hu

    Abstract: Provided are a GOA unit and driving method, a GOA circuit and a display apparatus. A first node control unit (31) pulls a first node (PU) to a voltage at a first level terminal (CN) under the control of a first input terminal (IN), or to a voltage at a second level terminal (CNB) under the control of a second input terminal (INPUT). A second node control unit (32) pulls a second node (PD) to a voltage at a third level terminal (VGH) under the control of the first level terminal (CN), the second level terminal (CNB), a second clock signal terminal (CK2) and a third clock signal terminal (CK3), or to a voltage at a fourth level terminal (VGL) under the control of the first node (PU). An output unit (33) outputs a signal at the first clock signal terminal (CK1) under the control of the first node (PU), or pulls the output terminal (OUTPUT) to the voltage at the fourth level terminal (VGL) under the control of the second node (PD).

    Abstract translation: 提供了GOA单元和驱动方法,GOA电路和显示装置。 第一节点控制单元(31)在第一输入端(IN)的控制下将第一节点(PU)拉到第一电平终端(CN)处的电压或者在第二电平终端(CNB)处的电压, 在第二输入端子(INPUT)的控制下。 第二节点控制单元(32)在第一电平终端(CN),第二电平终端(CNB)的控制下将第二节点(PD)拉到第三电平终端(VGH)处的电压,第二时钟信号 端子(CK2)和第三时钟信号端子(CK3),或者在第一节点(PU)的控制下的第四电平端子(VGL)的电压。 输出单元(33)在第一节点(PU)的控制下在第一时钟信号端子(CK1)处输出信号,或者将输出端子(OUTPUT)拉到第四电平端子(VGL)的电压, 控制第二节点(PD)。

    Shift register unit, gate driving circuit and display apparatus
    37.
    发明授权
    Shift register unit, gate driving circuit and display apparatus 有权
    移位寄存器单元,门驱动电路和显示装置

    公开(公告)号:US09305509B2

    公开(公告)日:2016-04-05

    申请号:US14368403

    申请日:2013-11-11

    Abstract: The present disclosure relates to the technical field of display. Provided are a shift register unit, a gate driving circuit and a display apparatus, the shift register unit includes an inputting module, a first outputting module and a second outputting module. As compared with the prior art, the structure of the shift register unit can be simplified effectively, and the number of use of the transistors can be further reduced. Embodiments of the present disclosure are used to implement scanning and driving.

    Abstract translation: 本公开涉及显示技术领域。 提供了移位寄存器单元,门驱动电路和显示装置,移位寄存器单元包括输入模块,第一输出模块和第二输出模块。 与现有技术相比,能够有效地简化移位寄存器单元的结构,能够进一步降低晶体管的使用次数。 本公开的实施例用于实现扫描和驱动。

    Light emitting substrate, display apparatus, and method of driving light emitting substrate

    公开(公告)号:US12228823B2

    公开(公告)日:2025-02-18

    申请号:US18472236

    申请日:2023-09-22

    Abstract: A light emitting substrate is provided. The light emitting substrate includes at least one light emitting controlling unit. The at least one light emitting controlling unit includes a plurality of light emitting elements arranged in M rows and N columns and grouped into (P×Q) number of sub-units, M being an integer equal to or greater than one, N being an integer equal to or greater than one, P being an integer equal to or greater than one, and Q being an integer equal to or greater than one; P groups of first voltage signal lines; and Q groups of second voltage signal lines. The (P×Q) number of sub-units are arranged in P rows and Q columns. A respective sub-unit in a p-th row and a q-th column includes K columns of light emitting elements, K being an integer equal to or greater than one.

    Light emitting substrate, display apparatus, and method of driving light emitting substrate

    公开(公告)号:US12170056B2

    公开(公告)日:2024-12-17

    申请号:US18509233

    申请日:2023-11-14

    Abstract: A light emitting substrate is provided. The light emitting substrate includes a plurality of light emitting controlling units arranged in M rows and N columns, M is an integer equal to or greater than one, N is an integer equal to or greater than one, wherein a respective one of the plurality of light emitting controlling units includes a plurality of light emitting elements arranged in J rows and I columns, J being an integer equal to or greater than one, I being an integer equal to or greater than one, a i-th column of the I columns of light emitting elements includes J rows of light emitting elements, 1≤i≤I; (M×J) number of first voltage signal lines; and (M×J) number of groups of second voltage signal lines.

Patent Agency Ranking