-
公开(公告)号:US12130739B2
公开(公告)日:2024-10-29
申请号:US16833304
申请日:2020-03-27
申请人: Intel Corporation
发明人: Ayan Mandal , Neetu Jindal , Leon Polishuk , Yossi Grotas , Aravindh Anantaraman
IPC分类号: G06F12/00 , G06F12/0811 , G06F12/0831 , G06F12/123
CPC分类号: G06F12/0811 , G06F12/0831 , G06F12/123 , G06F2212/1021
摘要: Systems, methods, and apparatuses relating to circuitry to implement dynamic bypassing of last level cache are described. In one embodiment, a hardware processor includes a cache to store a plurality of cache lines of data, a processing element to generate a memory request and mark the memory request with a reuse hint value, and a cache controller circuit to mark a corresponding cache line in the cache as more recently used when the memory request is a read request that is a hit in the cache and the reuse hint value is a first value, and mark the corresponding cache line in the cache as less recently used when the memory request is the read request that is the hit in the cache and the reuse hint value is a second, different value.
-
公开(公告)号:US20240346071A1
公开(公告)日:2024-10-17
申请号:US18641714
申请日:2024-04-22
申请人: Sonos, Inc.
发明人: Arthur L. Coburn, IV
IPC分类号: G06F16/60 , G06F12/00 , G06F15/16 , H04L65/60 , H04N21/436 , H04N21/458 , H04N21/482 , H04N21/81
CPC分类号: G06F16/60 , G06F12/00 , G06F15/16 , H04L65/60 , H04N21/43615 , H04N21/4583 , H04N21/4825 , H04N21/8113
摘要: Embodiments described herein may involve queue versioning. An example implementation may involve a playback device initiating playback of a queue including one or more first audio streams. A queue identification token stored in data storage represents a current version of the queue. The playback device receives, from a computing system, data representing instructions to add one or more second audio streams to the queue, the instructions including an indication of the one or more second audio streams and a first token representing an expected queue version. The playback device determines whether the expected queue version represented by the first token matches the current version of the queue represented by the queue identification token. If not, the playback device foregoes adding the one or more second audio streams to the queue.
-
3.
公开(公告)号:US12112074B2
公开(公告)日:2024-10-08
申请号:US17706975
申请日:2022-03-29
申请人: Kioxia Corporation
发明人: Yaron Klein , Oded Ilan
CPC分类号: G06F3/0664 , G06F3/0619 , G06F3/0679
摘要: In some arrangements, a manager of a storage system determines at least one abstracted memory structure for a tenant using a non-volatile memory of at least one non-volatile storage device. The abstracted memory structure includes at least one hardware storage unit of the non-volatile memory of the at least one non-volatile storage device. The at least one abstracted memory structure includes one or more of at least one virtual device corresponding to an application of the tenant or at least one domain corresponding to a volume of the application of the tenant. A virtual device mapping that maps the application of the tenant to the at least one hardware storage unit corresponding to the at least one virtual device is determined. A domain mapping that maps the volume to the at least one hardware storage unit corresponding to the at least one domain is determined.
-
公开(公告)号:US12112039B2
公开(公告)日:2024-10-08
申请号:US18156683
申请日:2023-01-19
申请人: Dell Products L.P.
CPC分类号: G06F3/0604 , G06F3/064 , G06F3/065 , G06F3/067
摘要: A technique for managing a log in a storage system includes adding descriptors to the log, the descriptors indicating changes in user data that affects metadata, and creating a working set of descriptors that includes both per-block descriptors for specifying per-block changes and per-extent descriptors for specifying per-extent changes, where an extent includes a range of contiguous blocks. The technique further includes flushing the working set in a single flush cycle, including flushing the per-block descriptors together with the per-extent descriptors.
-
公开(公告)号:US12111768B2
公开(公告)日:2024-10-08
申请号:US17427626
申请日:2020-02-13
IPC分类号: G06F12/00 , G06F9/455 , G06F12/06 , G06F12/0811 , G06F12/0846 , G06F12/0871 , G06F12/0873
CPC分类号: G06F12/0871 , G06F9/45558 , G06F12/0646 , G06F12/0811 , G06F12/0846 , G06F12/0873 , G06F2009/45583
摘要: A method and device for controlling memory handling in a processing system comprising a cache shared between a plurality of processing units, wherein the cache comprises a plurality of cache portions. The method comprises obtaining first information pertaining to an allocation of a first memory portion of a memory to a first application, an allocation of a first processing unit of the plurality of processing units to the first application, and an association between a first cache portion of the plurality of cache portions and the first processing unit. The method further comprises reconfiguring a mapping configuration based on the obtained first information, and controlling a providing of first data associated with the first application to the first cache portion from the first memory portion using the reconfigured mapping configuration.
-
公开(公告)号:US12105627B2
公开(公告)日:2024-10-01
申请号:US17650415
申请日:2022-02-09
申请人: Dell Products L.P.
发明人: Keyur B. Desai
IPC分类号: G06F12/00 , G06F12/0802
CPC分类号: G06F12/0802 , G06F2212/60
摘要: A reverse cache for inserting data into a main cache is disclosed. The reverse cache is configured to identify candidates for insertion into a main cache. The reverse cache stores entries such as fingerprints and index values, which are representations of or that identify data. When the entry has been accessed multiple times or is a candidate for promotion based on operation of the reverse cache, data corresponding to the entry is promoted to the main cache.
-
公开(公告)号:US20240320045A1
公开(公告)日:2024-09-26
申请号:US18675294
申请日:2024-05-28
发明人: Mihir Narendra MODY , Kedar Satish CHITNIS , Kumar DESAPPAN , David SMITH , Pramod Kumar SWAMI , Shyam JAGANNATHAN
CPC分类号: G06F9/5016 , G06F9/5077 , G06F12/00 , G06F12/0223 , G06F2009/45583 , G06F9/50 , G06F9/5022 , G06N3/02 , G06N3/10 , G06N20/00
摘要: Techniques for executing machine learning (ML) models including receiving an indication to run an ML model on a processing core; receiving a static memory allocation for running the ML model on the processing core; determining that a layer of the ML model uses more memory than the static memory allocated; transmitting, to a shared memory, a memory request for blocks of the shared memory; receiving an allocation of the requested blocks; running the layer of the ML model using the static memory and the range of memory addresses; and outputting results of running the layer of the ML model.
-
公开(公告)号:US12099734B2
公开(公告)日:2024-09-24
申请号:US17846761
申请日:2022-06-22
发明人: Deping He , Bo Zhou , Caixia Yang
CPC分类号: G06F3/064 , G06F3/061 , G06F3/0679 , G06F12/0246
摘要: Methods, systems, and devices for memory block utilization in memory systems are described. A system configured to allow a memory device to group or segment a memory block into two or more sub-memory blocks, which can be independently programmed is described herein. For example, a host system may determine a configuration of a memory array, and communicate the configuration information to the memory system, and transmit a command for an operation to the memory system. In some examples, the memory system may utilize the memory array configuration information and determine to segment the blocks of memory cells into sub-blocks. By segmenting the memory block into sub-blocks, the memory device may maintain its memory block density while supporting efficient programming of blocks of the memory array.
-
公开(公告)号:US12094565B2
公开(公告)日:2024-09-17
申请号:US17301089
申请日:2021-03-24
申请人: Rambus Inc.
发明人: Frederick A. Ware , Ely K. Tsern
CPC分类号: G11C7/1066 , G11C7/10 , G11C7/1072
摘要: A memory component includes a memory bank comprising a plurality of storage cells and a data interface block configured to transfer data between the memory component and a component external to the memory component. The memory component further includes a plurality of column interface buses coupled between the memory bank and the data interface block, wherein a first column interface bus of the plurality of column interface buses is configured to transfer data between a first storage cell of the plurality of storage cells and the data interface block during a first access operation and wherein a second column interface bus of the plurality of column interface buses is configured to transfer the data between the first storage cell and the data interface block during a second access operation.
-
公开(公告)号:US12093550B2
公开(公告)日:2024-09-17
申请号:US17386873
申请日:2021-07-28
发明人: John H. Lee , Michael C. Brundage , Nagapraveen V. Seela , Alan L. Taylor , William C. Davenport
CPC分类号: G06F3/0641 , G06F3/061 , G06F3/0631 , G06F3/0659 , G06F3/0683 , G06F16/137 , G06F16/2246
摘要: A method performed by a data storage apparatus of maintaining filesystem object attributes in connection with a plurality of drivers is provided. Each driver of the plurality is configured to operate on a respective set of filesystem objects. The method includes (a) for each driver of the plurality, creating a respective driver-specific storage volume; (b) storing, within each driver-specific storage volume, attributes specific to respective filesystem objects operated on by the driver of that driver-specific storage volume; and (c) while operating a particular driver of the plurality on a particular filesystem object, using values of the stored attributes specific to that particular filesystem object operated on by that particular driver. An apparatus, system, and computer program product for performing a similar method are also provided.
-
-
-
-
-
-
-
-
-