-
公开(公告)号:US20250039462A1
公开(公告)日:2025-01-30
申请号:US18915691
申请日:2024-10-15
Inventor: Takahiro NISHI , Tadamasa TOMA , Kiyofumi ABE , Yusuke KATO
IPC: H04N19/70 , H04N19/105 , H04N19/154 , H04N19/169 , H04N19/172 , H04N19/29 , H04N19/30
Abstract: An encoder includes circuitry and memory coupled to the circuitry. In operation, for a group of layers including at least one output layer, the circuitry generates a bitstream including a common header for one or more layers in the group of layers, in which when a total number of layers in the group of layers is 1, (i) performance requirement information indicating a performance requirement for a decoder is signaled in the common header, and (ii) a hypothetical reference decoder (HRD) parameter is not signaled in the common header. The bitstream includes the common header and encoded data of at least one image in the at least one output layer. The common header does not include the HRD parameter.
-
公开(公告)号:US12177417B2
公开(公告)日:2024-12-24
申请号:US14590897
申请日:2015-01-06
Applicant: QUALCOMM Incorporated
Inventor: Ye-Kui Wang
IPC: H04N19/39 , H04N19/105 , H04N19/136 , H04N19/187 , H04N19/29 , H04N19/30 , H04N19/33 , H04N19/59 , H04N19/70
Abstract: An apparatus configured to code video information includes a memory and a processor in communication with the memory. The memory is configured to store video information associated with a bitstream. The apparatus further includes a processor in communication with the memory, the processor configured to determine whether a reference layer is included in the bitstream. The processor is further configured to determine an indication of one or more parameters for a decoded picture buffer based upon whether the reference layer is included in the bitstream and to code the video information based at least in part on the determined indication of the one or more parameters for the decoded picture buffer.
-
公开(公告)号:US20240098284A1
公开(公告)日:2024-03-21
申请号:US18453362
申请日:2023-08-22
Applicant: Illinois Tool Works Inc.
Inventor: Joseph Schlecht , Eric Ferley
IPC: H04N19/29 , H04N19/136 , H04N19/17 , H04N19/182 , H04N19/184 , H04N19/423
CPC classification number: H04N19/29 , H04N19/136 , H04N19/17 , H04N19/182 , H04N19/184 , H04N19/423
Abstract: Described herein are examples of imaging systems for digital image processing. For example, techniques are disclosed for dynamic compression of individual regions representing pixels and/or voxels of high-resolution digital images. During image data compression, first regions may be scaled based on a first scaling value, whereas second region may be scaled based on a second scaling value. During image data decompression and image reconstruction, a third scaling value is applied to both first and second regions.
-
公开(公告)号:US20230059516A1
公开(公告)日:2023-02-23
申请号:US17788811
申请日:2020-12-07
Applicant: Nokia Technologies Oy
Inventor: Sebastian SCHWARZ , Lukasz KONDRAD , Miska HANNUKSELA , Emre Baris AKSU , Lauri ILOLA
IPC: H04N19/597 , H04N19/29 , H04N19/179
Abstract: There are disclosed various methods, apparatuses and computer program products for video encoding and decoding. In some embodiments the method for video encoding comprises obtaining compressed volumetric video data representing a three-dimensional scene or object (71); capsulating the compressed volumetric video data into a data structure (72); obtaining data of a two-dimensional projection of at least a part of the three-dimensional scene as seen from a certain viewport (73); and including the data of the two-dimensional projection into the data structure (74).
-
公开(公告)号:US11539969B1
公开(公告)日:2022-12-27
申请号:US17127893
申请日:2020-12-18
Applicant: Zoox, Inc.
IPC: H04N19/29 , H04N19/86 , H04N19/70 , H04N19/167 , H04N21/20
Abstract: Techniques for encoding image data are discussed. Image data containing multiple image frames can be received from an image sensor associated with a vehicle. A first image frame and a second image frame may be associated with a first data chunk. A first metadata associated with the first image frame can be identified. Additionally, a second metadata associated with the second image frame can be identified. The first data chunk can be created that includes the first image frame, the second image frame, the first metadata, and the second metadata. The first data chunk can be stored in a video container, where the video container can be indexed to access the first image frame with the first metadata or the second image frame with the second metadata.
-
公开(公告)号:US10881956B2
公开(公告)日:2021-01-05
申请号:US16235702
申请日:2018-12-28
Applicant: Intel Corporation
Inventor: Tomasz Madajczak , Jason Tanner , Jill Boyce , Changliang Wang , Maciej Oleksy , James Varga, Jr.
IPC: A63F13/53 , H04N19/154 , H04N19/159 , H04N19/176 , G06T15/00 , G06T15/50 , H04N19/51 , H04N19/103 , H04N19/23 , H04N19/597 , G06T9/00 , H04N19/21 , H04N19/29 , H04N19/172 , H04N19/513
Abstract: Techniques related to the render and encode of graphics frames representative of 3D video games are discussed. Such techniques include translating one or more of a transparency map, a depth map, a color compression map, or a motion field used to encode a graphics frame to encode parameters and encoding the first graphics frame using the encode parameters to generate a bitstream.
-
7.
公开(公告)号:US20190394469A1
公开(公告)日:2019-12-26
申请号:US16560391
申请日:2019-09-04
Applicant: Texas Instruments Incorporated
Inventor: Osman Gokhan Sezer
IPC: H04N19/152 , H04N19/44 , H04N19/91 , H04N19/60 , H04N19/426 , H04N19/14 , H04N19/122 , H04N19/29
Abstract: Methods are provided for reducing the size of a transpose buffer used for computation of a two-dimensional (2D) separable transform. Scaling factors and clip bit widths determined for a particular transpose buffer size and the expected transform sizes are used to reduce the size of the intermediate results of applying the 2D separable transform. The reduced bit widths of the intermediate results may vary across the intermediate results. In some embodiments, the scaling factors and associated clip bit widths may be adapted during encoding.
-
公开(公告)号:US20190238869A1
公开(公告)日:2019-08-01
申请号:US16381051
申请日:2019-04-11
Applicant: LG ELECTRONICS INC.
Inventor: Hendry HENDRY , Joonyoung PARK , Chulkeun KIM , Byeongmoon JEON , Jungsun KIM
IPC: H04N19/29 , H04N19/44 , H04N19/184 , H04N19/174 , H04N19/70 , H04N19/86 , H04N19/30 , H04N19/46
CPC classification number: H04N19/29 , H04N19/174 , H04N19/184 , H04N19/30 , H04N19/44 , H04N19/46 , H04N19/597 , H04N19/70 , H04N19/86
Abstract: A method for decoding an image according to the present invention comprises the steps of: receiving and parsing a parameter set including indication information which indicates the presence of withheld information to be used in the future; receiving and parsing a slide header including the withheld information, when the indication information indicates the presence of the withheld information; and decoding the image according to semantics and a value corresponding to the withheld information. As a result, provided are a method and an apparatus for describing an additional extension information indication in a bitstream supporting a hierarchical image.
-
公开(公告)号:US10212438B2
公开(公告)日:2019-02-19
申请号:US15799837
申请日:2017-10-31
Applicant: GoPro, Inc.
Inventor: Adeel Abbas , Balineedu Chowdary Adsumilli , David Newman
IPC: H04N19/30 , H04N19/146 , H04N19/59 , H04N19/187 , H04N19/167 , H04N19/29
Abstract: Apparatus and methods for digital video data compression via a scalable, multi-resolution approach. In one embodiment, the video content may be encoded using a multi-resolution and/or multi-quality scalable coding approach that reduces computational and/or energy load on a client device. In one implementation, a low fidelity image is obtained based on a first full resolution image. The low fidelity image may be encoded to obtain a low fidelity bitstream. A second full resolution image may be obtained based on the low fidelity bitstream. A portion of a difference image obtained based on the second full resolution image and the first full resolution may be encoded to obtain a high fidelity bitstream. The low fidelity bitstream and the high fidelity bitstream may be provided to e.g., a receiving device.
-
公开(公告)号:US20190014353A1
公开(公告)日:2019-01-10
申请号:US16131078
申请日:2018-09-14
Inventor: Cornelius HELLGE , Thomas SCHIERL , Yago SANCHEZ , Manuel HENSEL
IPC: H04N19/89 , H04N21/63 , H04N21/438 , H04N21/2383 , H04N21/2343 , H04L7/00 , H04N19/29 , H04L1/00 , H03M13/00 , H04N19/46 , H04N19/39 , H04N19/70
Abstract: A forward error correction (FEC) data generator has an input for at least two datastreams for which FEC data shall be generated in a joint manner, each datastream having a plurality of symbols. A FEC data symbol is based on a FEC source block possibly having a subset of symbols of the at least two data streams. The FEC data generator further has a signaling information generator configured to generate signaling information for the FEC data symbol regarding which symbols within the at least two datastreams belong to the corresponding source block by determining pointers to start symbols within a first and a second datastream, respectively, of the at least two datastreams and a number of symbols within the first datastream and second datastreams, respectively, that belong to the corresponding source block.
-
-
-
-
-
-
-
-
-